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ABSTRACT 
This thesis describes a communication board which performs 
X.25 level-2 Protocol Control. The level-2 protocol is done 
in hardware by the AT&T T7100 & T7102 Integrated Circuits. 
This thesis describes what X.25 is, how it relates to the 
' world of data communications and also how it is implemented 
in our system •. Parts of this communication system are 
described as well as how to initialize the protocol 
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CHAPTER ONE 
INTRODUCTION 
Data communication is becoming an integral part of the 
computing environment. The more computers entrench 
themselves in our society the more important the transfer 
f 
of informati1n from one point to another. With hundreds 
', 





problem becomes more complex and harder to transfer 
of 
information. A remedy to this problem is to standardize 
the,·information transfer problem. So that no matter what 
form the information takes it will be able to transfer from 
one point to another unaltered.One current standard in data 
communication is X.25 and recently part of this standard 
was done in hardware by AT&T in the form of an integrated 
circuit. 
In the following chapters we will explain more about data 
- .. - ' 
communication specifically X.25. This paper also describes 
our first attempt to design a system using this hardware 
implementation and the system software required to run it. 
The system which we developed is a communication protocol 
board which implements X.25 level-2. The level two 
protocol implemented in hardware will be provided by AT&T's 
T7100{XPC-8) and T7102 protocol controllers (collectively, 
the XPC' s) •.. 
1 In this system the hardware and the software were designed 




involved hardware/software trade-off issues which will be 
explained as required. 
The system is referred to as the COMMUNICATION BOARD 
throughout this paper • 
•• 
The overview of the paper will explain X.25 as defined by 
the CCITT committee. Specifically what X.25 level-2 LAPB 
protocol is and how it is implemented in hardware IC and 
the software needed to run this chip. 
The remainder of the paper is devoted to the communication 
board which is a large hardware/software project based on 
our first attempt to use the XPC's devices. The hardware 
aspects of the project involved logic design, and hardware 
\' 
debugging. The··software aspects involve the implementation 
of the 11 c 11 compiler on the host unix system, software 
adjustments of the CPU monitor and the software development 
of the code to drive the devices on the communication 
board. I will attempt to explain my role in its 






2.0) PACKET SWITCHING 
'· 
Communication networks have long used switching to reduce 
.. 
the number of connections linking all users and to allow 
data processing equipment to efficiently share the total 
network resources. Voice transmission, such as during a 
telephone call, requires a dedicated path between users for 
the duration of a call. Information is transferred in real 
time without intentional change; the result is a 
transparent network to the users. In contrast, data 
communication involves a transactional approach, whereby 
the information is introduced into the network as a 
complete entity. 
Whereas voice calls are of relatively long duration and 
require small system delay to avoid speech distortion, data 
messages are generally of short duration and can tolerate 
',, 
delay. Overall system bandwidth or capacity can be 
utilized more efficiently when it can assigned as needed. 
The greater flexibility of choosing bit rates for 
transactional networks leads to more efficient use of 
network capacity for data communication than for voice 
,,, 
communication. The disadvantages of the transactional 
approach are that the network requires data processing and 






procedures (i.e., protocol) must be employed. 
In packet switching, information is exchanged in the form, 
of blocks of limited size, or ''packets.'' Long messages are 
·-
divided into several packets that are transmitted through a 
series of transactions and then reassembled at the 
destination to reconstitute the original message. such 
network resources as memory, processing power, bandwidth, 
etc., are shared among many users. The price for this 
efficiency is network complexity, since data buffers are 
needed at each network node. Signaling, control functions, 
and information transfer also require elaborate procedures. 
To reduce design complexities and facilitate data 
communications, packet switched netwo~ks are usually 
organized as a series of layers built one upon the other 
(see Figure 1). Each layer offers certain services to the 
top of it, while shielding specific details 
concerning implementation of these services. In the open 
systems interconnection (OSI) proposed by the International 
Standards Organization (ISO), there are seven such layers: 
1. The Physical Layer (or Level-1) is concerned with 
mechanical, electrical, and timing procedures for the 
transmission of data bits over a physical medium. This 
layer includes such hardware as modems and communications 
lines. 
5. 
2. The Link Layer (or Level-2) assures that frames are 
transported reliably across a data link. This is done by 
providing frame numbering and cyclic redundancy check, 
together with link layer procedures that ensure data 
integrity, such as flow control, error detection, and 
retransmission. 
3. The Network Layer (or Level-3) is concerned with'end-
to-end transmission, hence establishing end-to-end 
connections, and routes higher-level information through 
the data communications network. It provided transport 
entities with independence from routing and switching 
considerations. 
4. The Transport Layer (or Level-4) exists to provide a 
universal transport service in association with the 
underlying services provided by lower layers.· It provides 
transparent transfer of data between session entities and 
relieves these session entities from any concern with the 
detailed way in which reliable and cost-effective transfer 
of data is achieved. 
) 5. The Session Layer (or Level-5) assists in the support 
of the interactions between cooperating presentation 
entities. To do this, the session layer is responsible for 





unbinding them (session administration 'service); it is also 
responsible for the control of data exchange, delimiting, 
and synchronizing data operations between two 
representation entities (session dialogue service). 
6. The Presentation Layer (or Level-6) provides a set of 
services that may be selected by the applications layer to 
enable it to interpret the meaning of the data exchanged. 
This may include data conversion, encryption, or 
decryption. 
7. The Applications Layer (or Level-7) is the highest 
layer of the OSI structure. Protocols of this layer 
directly serve the end user by providing the distributed 
information service appropriate to an application, to its 
management, and to its systems management. 
2.1) WHAT IS THE X.25? 
To ensure data equipment compatibility, CCITT (Consulting 
Committee for International Telephone and Telegraph) 
Recommendation X.25 has defined a standard interface 
protocol between packet network data communication 
equipment (DCEs) and packet mode data terminal equipment 
(DTEs). (The term DXE refers to either a DTE or a DCE.) 
This recommendation, first adopted in 1976, was 
significantly revised both in 1980 and 1984. In order to 





specified X.25 LAPB-compatible DTE procedures in ISO 
Documents 7776 and 8208. 
CCITT Recommendation X.25 and ISO 7776 define three levels 
of communications: the physical, link, and packet levels. 
While the physical and link levels of X.25 corresponds 
directly to layers 1 and 2 of the OSI reference model, the 
packet level of X.25 includes aspects of both the network 
and transport layers (layers 3 and 4) of the OSI reference 
model. 
2.1.1) X.25 LEVEL-1 THE PHYSICAL LEVEL 
The X.25 physical level deals with the representation of 
data bits, timing aspects, and physical contact by 
referring ro t·recommendations x. 21 and x. 21 bis. The RS-• 
232C EIA standard conforms to x.21 bis and the v~series 
interfaces.) 
2.1.2) X.25 LEVEL-2 THE LINK LEVEL 
The link level elements used in X.25 are the link access 
procedures (LAP and LAPB). These procedures are compatible 
with a class of standard bit-oriented protocols, namely, 
HDLC (high-level data link control), ADCCP (advanced data 
communication control procedure), and SDLC (synchronous 
data link control). Only the LAPB procedure, however, is 
required in all public switched data networks. 
LAPB defines procedures for link set-up, information 
transfer, and link disconnect. Through a system of 




provides an error-free data link despite the unreliability 
of the physical medium. At a receiver, information is 
delivered in units (or packets) to the packet layer without 
loss or duplication and in the same sequence of ·~' 
transmission. 
Frames are delimited by specific bit patterns (flags) the 
also provide a means for link level synchronization. The 
LAPB frame structure consists of a link-level header, and I 




whether the frame is a command or a response and 
distinguishes between frame types (i.e., information 
frames, supervisory frames, or unnumbered frames). The 
information field is present only in information frames and 
is used to transfer packets across the data link. To 
detect physical level transmission errors, a 16-bit cyclic 
redundancy code is appended to each frame. 
Certain frames also contain a send and/or receive sequence 
• 
number. The send sequence number is used only in 
information frames and identifies the transmitted frame, in 
modulo-a arithmetic, so that out-to-sequence frames can be 
detected. The receive sequence number is a pa~t of both 
information and supervisory frames, and is used to 
acknowledge the receipt of information frames sent by the 
remote DXE. 
When level-3 packets;are ready for transmission, they are 
sent to level-2 to be queued for transmission over the data 
9. 
,, 
• . """''""I' 
I 
\ 
link. A copy of each packet is maintained in the 
transmitting station until its acknowledgment is received. 
When the remote DXE 
information frames, 
acknowledges receipt of one 
the packets associated with 
information frames may be removed from storage. 
or more 
those 
Whenever an information frame is sent, a timer is started. 
If an acknowledgement for that frame is not received before 
the timer expires, the local DXE queries the remote DXE for 
\ 
that acknowledgement by sending an appropriate supervisory 
, frame. Queries of the remote DXE for the acknowledgement 
continue periodically for a preprogrammed number of times 
before alternative actions are taken. 
When DXE receives packets faster than the higher level can 
provide buffer space to store them, a busy condition is 
indicated by the local DXE by transmitting a receiver not 
ready (RNR) frame. A DXE, notified of a remote DXE busy 
condition, temporarily discontinues the transmission of 
information frames until the busy condition clears. 
When an out-of-sequence frame (i.e., an information frame 
with a send sequence number error) is received, a reject 
(REJ) frame is sent to the remote DXE to inform it of the 
event and to instruct it to begin retransmission of 
information frames, starting with the earliest 
() 
unacknowledged frame. A timing function is also used for 
this condition to protect against the loss of frames. 
10. 
,• 






A frame reject (FRMR) frame is .transmitted whenever an 
invalid frame is received that cannot be corrected by 
.. 
retransmission. It is produced when one of more of the 
following conditions Occurs in a received frame: 
- an invalid receive sequence number· 
-an information frame with too long an information 
field 
- an invalid control field 
- a supervisory or unnumbered frame with a 
information field. 
The frame reject condition is regarded as a serious link 
error condition; therefore, the link layer is reset before 
information transfer can continue. 
2.1.3) X.25 LEVEL-3 THE PACKET LEVEL 
The X.25 packet level defines the procedures and fo ats of 
the service, such as call establishment and data transfer, 
using the concept of lo.gical channels for multiplexing 
calls to utilize the link bandwidth more efficiently. The 
1984 version of X.25 allows up to 4095 logical channels on 
an individual interface (channel number zero is .reserved 
for control packets that affect the entire interface). 
'Therefore, many individual low-speed terminals can be 
' 
multiplexed on a single higher-speed digital channel at 
each DTE/DCE interface, using the logical channel number 
for identification. Theoretically, with modulo-a 
transmission, there could be up to 7 outstanding data 
11. 




packets,·each carrying up to 4096 octets on each of the 
4095 logical channels. However, the number of logical 
channels supported is limited by available bqffer storage, 
.processing power, etc. 
The allocation of logical channels can be accomplished in 
either a static or a dynamic (i.e., for each call) fashion. 
The latter case is a virtual circuit that emulates a point-
to-point private line. The latter case is a virtual call, 
which requires call establishment and call clearing 
procedures. In either case, the network delivers packets to 
a destination in the order of transmission by the 
originating DTE. The specification of which channels are 
reserved for virtual calls and which are for permanent 
virtual circuits is determined at subscription time. In 
the 1984 version of X.25, these channels ranges may also 
be dynamically changed by using registration procedures. 
,' ) 
Furthermore, packet level procedu'res may be tailored to 
individual needs by using optional facilities. 
' 
-., 
X.25 allows customers to negotiate the selection of special 
service features or facilities at call establishment. All 
networks must provide essential facilities but may ·also 
offer adqitional ones. In either case, the user selects 
which facilities, if any, to use. 
The operation of the packet level in X.25 is detailed 
below. After the 14.nk has been set up, the calling DTE 




virtual calls) between itself and the destination. The 
calling DTE chooses one idle logical channel (except zero 
or those reserved for incoming calls only) from those that 
have been reserved for virtual calls. ~ To minimize the risk 
'" 
of call c,ollision, the logical channel used should be the 
one with the highest number among all availabl~ channels 
that have been assigned for two-way or one-way outgoing 
virtual calls. If the called DTE informs the network that 
it accepts the call, the virtual circuit is established and 
both DTEs may now use the full duplex virtual circuit to 
exchange data packets. The packet-level window,size 
controls the maximum number of packets that can be waiting 
for acknowledgement on a single channel. In contrast, the 
level-2 window size affects all logical channels of the 
interface. 
A call is normally terminated when either DTE issues a 
clear request packet. Note that, since pern1anent virtual 
circuits are always established, call establishment and 
clearing procedures are not used on the corresponding 
logical channels. 
} 
To illustrate the above by specific exchanges of X.25 
frames/packets, we shall assume a passive DCE and an active 
DTE. This means that the DCE will either initiate the link 
nor the packet levels and that the DTE will initiate both. 
A typical operation can be described in a simplified 
fashion as follows: 
13. 
/ 
f • ~ 
.. 
• 
1. To initialize the link, the DTE sends an SABM (set 
asynchronous balanced mode) frame, To accept the 
invitation, the DCE should return a UA (unnumbered 
acknowledgment) frame. 
.. 
2. The DTE next initializes the packet level. It sends a 
( 
restart request packet to initialize all logical channels 
on the link. The DCE responds with a restart confirmation 
packet. 
3. At call establishment, the DTE builds a call request 
packet and passes it to the DCE. 
4. The network routes the packet to the destinatio~E 
., 
according to the procedures defined by the network internal 
protocol (not specified by X.25). The destination DCE then 
transmits an incoming call packet to the destinati~-DTE 
and uses the channel with the lowest available logical 
number among those assigned for two-way or one-way incoming 
virtual calls • 
s. If the destination DTE wishes to accept the call, it 
responds by using a call acQepted packet to its DCE. The 
network then delivers a call connected packet to the 
originating DTE. 
6. If the destination DTE does not accept the call, it 
returns a clear request packet. (The packet may also 
contain a code specifying why the call has been refused.) 










indication packet to which the DTE responds by returning a 
·clear confirmation packet. 
7. If ·the connection is established, data packets are 
exchanged. Packet level send and receive sequence numbers 
are used in a fashion similar to that found in the link 
>"'level to assure end-to-end data integrity. If a DTE 
receives packets faster than the higher protocol levels can 
process them, a busy condition may be indicated. 
a. To prevent deadlocks several timers are implemented in 
the packet level. Further information is available in the 
appropriate X.25 document. 
Although X.25 is concerned with synchronous communications, 
asynchronous terminals can interface to X.25 networks 
through a packet assembler/disassembler (PAD). Other CCITT 
recommendations specify this asynchronous interface. 
Recommendation X.3 specifies a set of parameters used by 
the PAD to control asynchronous terminals. Users of 
asynchronous terminals, in turn, may modify the individual 
parameters according to procedures specified by 
Recommendation X.28. The remote X.25 DTE may also modify 
the parameters according to the procedure identified by 
Recommendation X.29. X.25 packets that control the PAD are 
data qual·ified packets, i.e., they have their Q-bit (bit 
number 8 in the first octet of a data packet header) set 
(1) by the transport and hi~r layers. In contrast, the 
1 






This section will explain the the implementations of LAPB 
protocol by the XPC's. Included is the XPC's role in LAPB 
" 
communication. 
3.0) ROLE OF THE XPC 1 S IN X.25 LAPB COMMUNICATION 
The XPC'S offers a multitude of programmable features. 
Among these features are programmable command and response 
I 
address fields, a programmable window size (k), a 
programmable maximum information field length (Nl), four 
independently programmable link assurance timers (Tl - T4), 
and a programmable retransmission counter (N2). A number 
of auxiliary features, such as identification exchange, 
I 
~ack test modes, and system bus configuration (Intel or 
Motorola formats), are also programmable. 
The XPC'S automatically maintains the link by handling 
supervisory and unnumbered frames wit~out 
intervention, interrupting the host CPU o it 
.. 
' 
requires attention. Typical interrupts are ''transmitted 
block acknowledged'' and ''packet received''. ''Transmitted 
block acknowledged'' informs the host CPU that transmitted 
data has been acknowledged by the remote DXE, enabling the 
host CPU to free the associated transmit data buffers. 
''Packet received'' informs the host that data has been 








buffer. Other interrupts inform the host of link 
conditions and problems with the physical link. 
The interface between the XPC'S and the physical layer 
(level 1) consists of seven signals: request-to-send, 
clear-to-send, transmit data, receive data, transmit clock, 
receive clock, and carrier detect. These signals assume 
~ 
the usual RS-232 definitions. 
OMA is used to support the XPC'S to host interface. The 
host defines regions of system memory for use as transmit 
data buffers, receive data buffers, and buffer management 
tables. The XPC'S uses the buffer management tables to 
indirectly access the transmit and receive data buffers, 
..... 




is able to monitor the management tables to aid\'-in th~ 
transfer of.,data to the from the data buffers. 






Neither CCITT x. 25 nor ISO 7776 LAPB use the 1\ XID command 
I. 
.. 
and response frames. However, these are required for CCITT 
X.32 (which is a variant of X.25 operating over dialup or 
circuit switched data network access links) and BX.25. The 
XID frames allow the two ends of the link to verify each 
others identities before a link setup. The AT&T T7100 and 
T7102 automatically handle an XID exchange • 
3.3) ACTIVE VERSUS PASSIVE LINK SETUP 
X.25 LAPB is a balanced point-~o-point data link protocol, 
. ; '·i. 
'\ti.th both ends of the !~potentially having th8 
t 
_ .. ,.~. 17. 
,' 
\ 
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,t 
indentical capability. This means that during link setup 
both the DTE and DCE may attempt to set up the link by 
sending as SABM command frame. Depending on which side. 
gets an SABM out first, the link will be set up either by 
the DTE of DCE. ,If the DTE and DCE both send SABM at the 
same time, the SABM frames are said to collide and both the 
DTE and DCE are obliged to respond UA to complete link ) 
setup. 
3.3) TRANSMISSION OP DM RESPONSE 
When a receiving station is in the disconnected state, it • I 
should send the DM response for any valid command fram 
that carries .P = 1, other than SABM. It should als~ 
respond DM to SABM if the station is not ready to set up 
the link. Some implementations may choose to ignore the 
incoming command frame rather than responding OM, but this 
is in violation of X.25 LAPB. 
The consequences of using one method over the other is 
relatively minor. Returning DM allows the other st\tion to 
I 
know that the disconnected station did receive the command 
and was not ready to process the command. ~erwi~e, this 
situation may not be distinguishable from physical outages 
in the path. 
The AT&T T7100 and T7102 will either send DM or send 
nothing at all, depending on control parameters set by the 




,,-._, .. , ,, 
.. , ... ,, -u~ 
If the poll bit is set the AT&T devices will always 
respond. 
3.4) TRANSMISSION OF DISC COMMANDS 
The DISC Command frame is used to place the receiving 
.. 
station in the disconnected state. The AT&T T7100 and 
T7102 generate this command as a result of having their 
----~ _/~ mandatory disconnect control bits set by software control. 
" 
The generation of DISC affects the way the microprocessor 
/' 
' ' 
driv~ the controller. -Ror example, both idle link 
detection and retry limit exceeded are required for link 
initia ization. Without software instruction the AT&T 
T71 an4 T7102 aut{matically bring the link back up with 
s~~uA, if set in the active link setup mode. (In passive 
mode, these devices wait for SABM from the other station). 
3.5) NON-OCTET ALIGNMENT 
The CCITT X.25 Recommendation and the ISO 7776 and 8208 
International Standards state that for many Packet ·Switched 
'r 
Networks the Information-fields must contain an integral 
number of octets aligned on an octet boundary. Address, 
control, and FCS fields are.always octet aligned. The AT&T 
T7100 does not offer the option of non-octet alignment. 
This feature is important only in non-X.25 systems where 
the basic unit of information transferred is not an octet. 
It is highly unlikely that CCITT X.25 will be changed in 
0 • 









3.6) WINDOW OPERATION 
For those X.25 LAPB links that use the non-extended control 
field format, a modulo-S"frame sequence numbering scheme is 
used. This automatically provides a maximum limit of seven 
unacknowledged frames outstanding in each direction of the 
link. This results in a window size of seven. Indeed, 
I 
I 
most non-extended control field links use a window size 
seven. With extended control field links, the modulo-128 
frame sequence numbering scheme results in a maximum window 
size of 127. Although the reason for implementing an 
exte~ded control field format link is the requirement for a 
window size greater than seven, having 127 possible.frames 
I 
outstanding may be impractical. (For example, ~11 the 
' 
frame buffers would have to be saved until the 
acknowledgements actually came in). Thus, being able to 
specify a window size smaller than the maximum accorded by 
the control field format is desirable. 
The AT&T T7100 provides a variabl~ window size even though 
it supports only modulo-a operations. The AT&T T7102 allow 
the specification of window sizes smaller than the maximum 
in both extended and nonextended control field formats. 
3.7) MODUL0-128 FRAME NUMBERING 
For systems where transmission propagation delays may be 
~ high, the use of a modulo-a frame numbering scheme may 
result in nonoptimum·use of the data channel. It is 













have sent seven frames and be forced to stop because all 
frames are still in transit (and therefore unacknowledged). 
\ 
The use of the modulo-128 frame numbering allows up to 127 
Iv' q 
frames to remain outstanding before the transmitter must 
stop. 
3.8) 32-BIT :res 
• 
This feature strengthens the data link's ability to detect 
errors. The 32-bit FCS is not part of CCITT X.25 LAPB but 
is an option in ISO counterpart International Standard 
7776. 
3.9) TIMER CAPABILITIES 
Timer capabilities range from the provision of the basic Tl 
waiting acknowledgement timer to tHe provision of all four 
timers defined in ISO 776 (AT&T 7100). The AT&T T7102 
provides the Tl, TJ idle link timer and a T4 inactive link 
timer. 
The Tl timer is essential, however, if T4 is not provided, 
it can be implemented by microprocessor software when the 
' 
idle link condition is detected and reported. 
T4 (maximum time without exchanging frames) may be useful 
depending on what action is taken on T4 run-out. Ideally, 
T4 run-out should cause the controller to transmit a 
supervisory frame with P = 1, as a deep-alive function. If 
the other station is malfunctioning, but still able to flag 
.. 
fill, the action of TlxN2 will then invoke error 
reporting/recovery actions • 
.•. . 
21 • 
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T2 (the maximum wait time before transmitting'· an 
acknowledgement) is not useful in a VLSI x. 2·5 link level 
r 
implementation. Those devices that do not provide T2 
(T7102) behave as though T2 = o. That is, all 
acknowledgments are transmitted as soon as possible. In 
c.-·- -. 
software implementations of the x. 25 link layer',· it may be 
advantageous to wait a period of time before acknowledging. 
This allows the microprocessor to.do other prooessing 
during the period of T2; including the construction of an 
outbound I-frame onto which the acknowledgment can be 
,.,,,-- -- -----
piggy-backed. 
" 'i 3.10) CONTROL/STATUS HANDLING /J 
. \ ,: ) 
The AT&T T7102 implements its control/status interface 
a'imost entirely in a comprehensive set of 51 8-bit internal 
.-......_,. 
registers. Only the transmit-receiv~ buffer descripti~--,. 
and the buffers themselves are implemented in memory shared 
with the microprocessor. The 51 internal registers are all 
directly addressable from the microprocessor by means of a 
' 
chip select line and bits Al-A6 of the 24-bit address ubs. 
This bus is normally used for DMA operations. 
\l 
The 51 registers are divided into five classes: 
- COMMAND REGISTER. This register is loaded by the 
• 
microprocessor to control link initialization, XID password 
exchange, send/receive enable, and disconnect function$. 
- 14 STATUS REGISTERS. These registers are loaded by the 







provide a comprehensive, real-time picture of what the AT&T 
T7102 is doing at any given time. 
- INTERRUPT REGISTER. Even though the AT&T T7102 prpvides 
\ 
only a single interrupt request line and no vectoring 
ability, the reason code.loaded into the interrupt register 
• provides a COMPLETE ind~tio~ -~o+ the interrupt_ cause. 
I -~ 
' 
With 48 separate codes defined for interrupt register, this 
is tantamount to having a 48-value interrupt vector. Only 
one reason code may be presented 





events are accommodated by.means of a 4-deep interrupt 
register FIFO. An interrupt overrun is posted when five 
interrupts are pending and a sixth interrupt occurs. In no 
case is an interrupt causing event lost without a trace. 
- 17 PARAMETER REGISTERS. These registers are loaded by 
the microprocessor to control the operation of the AT&T 
T7102 through system constants (e.g., value of Tl, A-field/ 
address of buffer descriptor table, flag~l.). 
- 18 COUNTER REGISTERS. These counters make it very 
simple for the system designer to gather and evaluate 
" 
maintenance statistics (number of retries, timeouts, REJs, 
etc.). They are updated by the AT&T T7102 to monitor 16 
events on the data link. .....•. ~--. 
The AT&T T7100 uses the same scheme to handle its 
J 
control/status interface. The only difference is the 
number of internal a-bit registers. The T7100 uses 27, 








' . . "I 
I 
'· 
versus 51 for the T7102. The T7100 does not implement 
-
internal event counting and therefore does not need· the 18 
counter registers. Because only modulo-a is supported, the 
same functions that require 14 status registers in the 
T7102 use only eight in the T7100. 
' 3.11) INTERRUPT INTERFACE CHARACTERISTICS 
The AT&T T7100 and T7102 both activate a single interrupt 
request line to start the interrupt procedure. The 
interrupt request line is deactivated whe~ the 
microprocessor reads the interrupt regi~£er. (one of the 
directly addressable registers). 
The T7100 and T7102 provide a single interrupt line. 
Whenever an interrupt is detected, the r~a.son code is 
( 
stored in the interrupt register for external 
microprocessor query. The interrupt code is unique and 
unambiguo{. 
same time, or 
Should more than one interrupt occur at the 
should another interrupting condition occur 
before-a currently pending interrupt has been services, a 
4-deep FIFO saves the additional interrupt events until 
they can be presented. 
The unique reason code (27 values for the AT&T T7100, 48'0 
for the T7102) may be used by the microprocessor as a 
''software vector" in locating an appropriate service 
routine. Some interrupt(, conditions are maskab~e through 
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3.12) BUFFER MANAGEMENT 
The AT&T T7100 and T710~ manage their send/receive buffers 
as well as V(R) and V(S) (V(NA) = Next I-frame to be 
acknowledged, V(S) = Next I-frame to be transmitted), 
• internal state variables by means of buffer descriptor 
tables in memory. A TLOOK table contains eight descriptor 
entries, each corresponding to a single transmit frame 
under modulo-a sequence numbering. Similarly, an RLOOK 
descriptor table exists for eight receive frames. 
The TLOOK and RLOOK tables are organizes as circular 
buffers, with V(NA) and V(S) at the head. As I-frames are 
transmitted or received, the head pointer circulates. This 
is entirely consistent with HDLC modulo sequencing for!-
frames. Each element in the TLOOK and RLOOK tables 
contains the address of the cor~esponding buffer, the byte 
', 
count, and flags indicating the state of the buffer. 
Each TLOOK element, for example, contains a buffer ready 
flag set by,the microprocessor and tested by the 
I 
controller. An acknowledge flag is set by the T7100 and 
T7102 for testing and by the microprocessor. Together with 
the V(R) and V(S) counters in the devices' status register, 
this makes coordination between the T7100 or T7102 and the ., 
microprocessor very easy. 
To transmit, the microprocessor puts the buffer address and 
l' byte count into~· .. :~hose in the in TLOOK corresponding to the 
. f~ .. ~,;,~>-:·.' 
""'~ ........... . 
• . . 






set. After transmission of the previous frame, the next 
TLOOK entry is a~amined for a buffer ready flag and 
I 
transmission of the corresponding frame commences if the 
flag is set. The T7100 and T710~ step through the TLOOK 
table circularly until an element with buffer ready.flag 
not set is found. 
Meanwhile, I-frame acknowledgements, as they come in, are 
used to set the acknowledged flags in the TLOOK entries. 
The acknowledgements~so ,interrupt the microprocessor. 
Using the V(NA) and V(S) counters, and examining the 
acknowledged flags, the microprocessor easily determines 
_.. 
which frames have been acknowledged, releases their / 
buffers, and updates the tLOOK table with additional I-
frames that may be ready to transmit. While this is being 
handled by the microprocessor, the T7100 and T7102 may 
still transmit and reJei'{& other frames. 
Receive operations are handled in a similar way through the 
RLOOK table. Each entry describes an input buffer by 
\ 
address and size. A buffer ready flag indicates to both 
the T7100 and T7102 the presence of a buffer. A frame 
"' 
complete· flag signals the microprocessor that the 
....____ 
controller has filled the buffer. 
As each I-frame is correctly ·received, both the T7100 and 
T7102 increment their V(R) (next I-frame.to be received) 
• 












complete flag in the corresponding RLOOK entry, and 
interrupt the microprocessor. 
The microprocessor may then unload the received frames by 
passing their buffer addresses to the packet layer 
interface, reloading the corresponding RLOOK entries with 
the addresses of fresh receive buffers, and setting the 
buffer ready flag again. This allows the receive operation 
to proceed smoothly and continuously. 
To allow some flexibility in system buffer handling, the 
ST&T T7102 does not require that the send/receive buffers 
be contiguous (depending on the system, it may be extremely 
/ 
difficult to allocate enough contiguous memory or 
\ 
I 
accommodate a full I-frame). The buffers may be segmented 
and chained together by means of a chain-address pointer to 
the next b9-fier segment. The pointer occupies the last 
three by~ of each chained btif fer except the last one 
which contains a null pointer. However, since I-frames are 
typically 256 bytes or less, having a contiguous bu~fer is 
usually not a problem. 
The T7102 offers either 8 or 128 buffer descriptor entries; 
24-bits buffer addressing and two additional descriptors 
for exchange of XID frames. The T7100 does not provide the 
buffer chaining feature available in T7102. 
3 • 13) SELF-TEST CAPABILITIES. 
\ "' I 
I All four controllers provide provide a loopback feature to 
allow self-test of at least the data pa~h ~f the device • 
.. 
\ 
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AT&T devices have both an internal and external loopback 
mode. In internal loopback, the ~ransmitter and rec·eiver 
are coupled internally.· In external mode, the transmit and 
receive'leads must be tied outside the chip. By setting 
both the receive and transmit station addresses to the same 
-~ 





receive and tra~smit station addresses when place in near-
___ _/ 
end or far-end loopback mode to allow the protocol to 
function properly. The microprocessor must check the 
transmitted and received data (I-field) for correct 
loopback operation. 
_, 
The AT&T devices additionally have an echo mode where all 
received data is sent back unchanged. In conjunction with 
a remote station in external loopqack mode, this forms a 
II 
loopback test across the physical link, without having to 
tie wires. 
3.14) NETWORK LAYER SOFTWARE INTERFACE 
Devices of the size and complexity of these two controllers 
require significant amounts of microprocessor software 
control. Initiafi~ation, interrupt handling, data buffer 
management, and exception condition handling are such 
functions. 
This means that the contro,llers, by the;mselves, do not 
constitute a complete OSI data 'link layer that can be 
driven from a network layer process. The device must be 














. , ' 
combined with its supporting handlers to form a complete 















THB COMMUNICATION BOARD SYSTBM OVERVIEW 
Section 3 & 4 will introduce the hardware for this system. 
The system software used in this communication board will 
then be explained in sections s & 6. 
First the heart of the system the CPU. 
' ' 
The CPU used in 
this sys'tem'is the Motorola MC68000 with a 16bit data bus 
and a 24bit address bus. This particular CPU was chosen 
because we had a ROM monitor to run the MC68000 CPU and all 
theQhooks were in this monitor for C's input and output 
facilities. Therefore it was not a major task to implement 
''C'' 's I/0. 
A ''C'' cross-compiler was provide for our host UNIX system • 
. I
•' 
This C cross-compiler and library of System Calls were 
provide on a magnetic tape from another UNIX machine. It 
was required to install this c1ross-compiler on our host 
UNIX system and develop our system interface needed for 
this project. The system interfaces are the proper 
directory structures, c ·utilities and library·routines. A 
MAKEFILE helped provided the correct system interfaces for 
the c cross-compiler inherited path structure and system 
interface. This MAKEFILE also created the c compiler for 
,A 
/ 
system. In additicin to-the c compiler we needed to install 
the library routines and the other c utilities. 
The X.25 communication is provJ.ded by AT&T's T.7100 and 
•• 1 ' 
• 









•.•• ' l ~ 
.. 
complete link level control according to the X.25 data 
communication protocol. It generates supervisory and 
unnumbered frames automatically without intervention of the 
host CPU. The Host CPU must program the XPC's, and supply 
buffers for the data fiel!s of the received and transmitted 
,/ 
information frames. The CPU is notified ol important 
T~e XPC's contain a events via XPC interrupts. 
~ 




~here is 28K of static RAM provided. In addition there are 
I 
' I 
11'hooks 1 to provide lMEG of dynamic Ram. All the devices that 
\ 
need·to be written to or read by the CPU were memory mapped 
t 
by the address decoder section of the communication board. 
\ 
/' 
Some of the devices that fall into this category are the 
9519(Interrupt Con~roller), 8255(Peripheral Interface 
controller) , DUARTS ( I/0 ~ORTS)·, and the XPC' s. 
4.1) THE COMMUNICATION BOARD LAYOUT 
This section will explain FIGURE 2. FIGURE 2 is the 
' 
communication board hardware layout. This is a block view 
of the major:devices involved with the communication board. 
In this section we will· show the basic interaction between 
these devices and there dependencies on one another. 
The system is driven by the MC68000 CPU and the main 
communication between this CPU and the devices on the 
system is the address bus(ADDBUS) ard data bus(DATABUS). 
·, .. 









information that the CPU provides on the bus is.latched 
through the address buffers(BA) and the data buffers'(BD). 
This latching ensures that the data will be available for 
the devices to read/write and that the ttl signal levels 
are correct. The second set of 
' 
buffers BA1/BD1 provide the 
same service for the XPC's when they are 
access RAM memory in the DMA lode. 
I 
driving the ~us to 
I 
The dotted frame represents the area which will provide the 
hardware hooks for.lMEGABYTE of dynamic RAM. 
The ROM monitor is represented by the EPROM. This is the 
resident communication board system software which drives 
CPU. 
The 28k of static RAM is represented by SRAM. SRAM is the 
area of memory area provide for downloading and executing 
programs and for memory storage locations of uninitialized 
ROM data. 
Other devices are in the layout are the XPC's, which give 
us the X.25 LAPB level-2 point to point link with another 
computer via its RS232 interface. There are four RS232 
I 
_. 
links for x. 25 communication·. 
The 9519 is an interrupt controller. This controller 
schedules and prioritizes the interrupts coming from the 
XPC's. These are then reported to the CPU.L The CPU will 
then, in turn, service that device. 
The_ ~~55 is a programmable interface controller. This 
device has two purposes. The first purpose is to provide 
32. 
) 
\, ,I . 
I 
clocks to the XPC's. These clocks are programmable for 
various baud rates on the X~C. Also this devices will 
~ 
allow us to reset any of the XPC devices. 
The section which decodes the address and chip selects the 
correct device is called the address decoder. This address 
decoder is made up of several logic decoder functions. 
These functions provide an add~ess for.all needeidevices. 
The duarts transmit and receive inforination from either a 
terminal or the host UNIX system via their RS232 link. 
4.2) THE MOTOROLA 68000 
The Motorola 68000 1, the CPU (or sometimes referred to as 
the MPU) for our communication board. This requires that 
all the hardware be designed with its lead interfaces in 
mind. Also the software and hardware must be designed with 
the CPU's memory byte orientation structure in mind~- -\, This 
' ~ CPU's design for memory addressing is simple .yet powerf11-1-~---
There are no page references to memory like intel's 
processors. This allows us the freedom in programming of 
not having to worry if data section and program section of 
- ' 
executable code will fit in certain areas of memory 
confined to a certain page. 
. ' 
Another advantage of the Motorola 68000 is that it sees 
everythi~g as a memory location. This allows us to memory 
map all the hardware into memory address locations. What 
this means to the programmer is that a programmable device 







the devices can be represented as data structures one need 
not resort to programmin~ the devices in assembly code to 
access registers on these devices. All the software for 
initialization devices that will not reside on the monitor 
can be written inc. 
. 'ii 
Since a large,-par the software written requires 
addressing devices as data structures an example would be 
in order. The way to point to arbitrary locations in 
memory using C is by means of explicit conversions. Using 
this type conversion forces the data structures to a 











EXAMPLE ''C'' CODE: 
/* PROGRAMMING THE ADM9519 INTERRUPT CONTROLLER*/ 
/* point to 9519 at address Ox214000 */ 






* (struct intcntl *)->data I 
* +--------+ 
* 
* 7 0 
* +--------+ 








/* offset for 16bit word*/ 
unsigned :a; 
/* 8bit data register*/ 
unsigned char data; 
/* offset for 16bit word*/ 
unsigned :8; 
/* 8bit command register*/ 
unsigned char command; 
/* Thus the AMD can be written to either of the following 
ways: */ 
USR 9519->command = Ox04; 
-/*OR*/ 
((struct intcntl *) Ox214000)->command = Ox04; 
When accessing devices in memory or trying to access 
certain bits it is important to realize where these bits 
are.physically located in memory and what the bit order is 
in these memory locations. The CPU has a 16bit data word 
but is also capable of h~ving 32bit data representations. 




bit 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 
+-----------------------------------------------+ I 





+-----------------------------------------------+ I word 000002 I 
I byte 000002 . I byte 000003 I 
+-----------------------------------------------+ \ * \ 
I * I 
+-----------------------------------------------+ I word fffffe I 
I byte fffffe I byte ffffff I 
+----------~------------------------------------+ 
This information is crucial when trying to access a certain 
bit in memory. So this informatiollguides the C structure 
as to which bit to set. -,;. 
,-·~ 
For instance the XPC's require the CPU to flip certain bits 
,,,. 
/ 
in memory for memory transfer veri~ieation. This is done 




An example of this is in the function init table() where we 
- ' 
initiali.ze and set bits in RAM memory for the XPC' s TLOOK 
elements. We've defined: 
tables{tableJ->rlook_element[iJ.brdy = DISABLE 
from typedefs. h the structure TLOOK. Each of th·ose first 
four elements in TLOOK is defined as ·one bit. Thus the 
order of the bits and bytes is required for the programmer 
if setting bits is required in the program. 
The hardware implementation also needs this information. 
The particular device that requires memory access is the 





the chip to memory. Since these are 8bit transfers into 
memory and the memory locations are set up for 16bits, the 
hardware needs to map the correct information to the 
correct memory location. An explanation of this will be 
•. 
found under the XPC section. 
4.3) THE MOTOROLA 68000 MONITOR 
The CPU monitor is the software which can be considered a 
miniature operating system. It supplies us with the needed 
interface into the communication board and the 
communication with the host UNIX system. 
The 68000 CPU ROM monitor provides us with the basic 
interface into the communication board. The monitor is a 
set of software instruction which control the communication 
board. This is a_miniature operating system located in 4K 
) 
of on board ROM. It will provide us with a set of commands 
that allow us to work with the communication board. These 
monitor commands allow communication between a terminal and 
our communication board, there is also a communication link 
between the communica~ion board and the host UNIX system. 
The communication link betwe the communication board and 
, .. ~ 
the host UNIX system allows to directly talk to the UNIX 
system without interference the communication board. 
~ 
This communication board UNI link also allows us to 
download the compiled 68000 executable code from the UNIX 
system. The executable code was compiled from our C cross-










code that is downloaded from UNIX can then be executed by 
our ROM monitor using the GO OxADDRESS command where 
OxADDRESS is the starting address of the executable code. 
The monitor will run this code and provide the basic 
' exception processing and recovery. Code which is in RAM 
and changed (or developed there) can be up loaded to UNIX 
for further p~ocessing if necessary. 
In addition to these communication interfaces the monitor 
will allow us to assembly/disassemble 68000 assembly code 
directly in RAM. Write/read areas of RAM and ROM. Also the 
are provisions for moving blocks of data in RAM. 
Some of the rudimentary initialization function provided by \~~ 
the monitor are for the duarts, interrupt vector functions 
( 
and ''C" I/0,1 links. 
We provided the initialization code in the monitor for the 
duarts. Also we adjusted the monitor for keeping track of 
the putc and getc routines links with the C programs. This 
involved understanding the duart and its functionality and 
how the c compiler works. 
4.2.1) EXCEPTION PROCESSING 
The CPU pro~ides us with exception processing. Exceptions 
• 
are generated by either internal or external causes such as 
interrupts, divide by zero, BUS error, excetera. The 
(J 
monitor provides for the internal exceptions processing, 
• 
whil~ we provided the exception process·ing for the external 






routines were provided by inserting the correct address of 
the service routine in low memory rom. Low memory rom has 
all the vector addresses for the exception vectors known as 
the exception vector table. 
The way the CPU responses to an interrupt or other 
exception is in four steps. The first step is to make an 
internal copy of the status register, the assert the s 
bit, putting the CPU in supervisor state, and negate the T 
bit, to turn off tracing. In the second state the vector 
number of the exception is determined. The vector number 
is then used to access the vector number table to generate 
the address of the of the exception vector. The third step 
is stack maintenance and the last step is to get a new 
program counter from the exception vector and execute the 
service routine. 
So by providing a address in the exception vector table we 
can put service routines links into the system. 
Our communication board provides exception processing for 
the XPC interrupt routines. These are services which help 
keep the X.25 link functioning properly. 
4.4) THE DUARTS 
The Motorola 68681 dual universal asynchronous 
receiver/transmitter (DUART) is part of the 68000 family of 
peripheral devices and directly interfaces to the MC68000 





The function of the DUARTS in our system are for I/0. 
There are two duarts in the system and each DUART has two 
channels. Each channel of the duarts is through an RS232 
) 
link. One DUART has the. channels for a terminal and the t~ 
other channel is for ·the modem interface with the UNIX host 
link.· The second Duart has the capabilities for either two 
more terminals or a printer and a terminal. These channels 
are set up for 9600 baud full duplex. This initialization 
is done in the CPU monitor, ~hich addresses the DUARTS and 
sets the proper registers. 
Here is how the DUARTS interact with the software is when 
a character is received through the RS232 link. Once the 
DUARTS receive a character from its channel it will issue 
" an interrupt to the CP The CPU in turn will provide the 
proper exception handling\and respond with the service 
routine which reads the DUART and gets the character for· 
further processing by the monitor. The DUART can output a 
character to a channel by having the CPU write the 
character to the DUART then the DUART will transmit the 
character across the channel complying with the proper 
. ,· ~ . 
RS232 interface. 
4.5) AMD 9515 PROGRAMMABLE INTERRUPT CONTROLLER 
The AMD9519 Universal interrupt Controller is a processor 
support device designed to enhance the interrupt handling 
capabiliti~s qf our 68000 system. The 9519 manages the 
masking, priority resolution and vectoring of our 4 XPC 
40. .. :· . . .... 
. ' 
interrupt requests. The 9519 responds to the host CPU 
~during a interrupt acknowledgement process by providing the 
vector address· for a particular interrupt. 
4.6) INTEL 8255 
The Intel 8255 is a general purpose programmable I/0 
device. It has 24 I/0 pins which may be programmed in 2 
groups of 12 and used in 3 major modes of operation. 
In our system the 8255 is used to control the clock rate 
of the TC/RC (Transmit/Receive clock) on the XPC's RS232 
level-1 interface. The PA and PB pins on the ·a2ss are use 
. 
to drive LS1Sl's. These LS151(1 of 8 data selectors) then\ 
selects the proper baud rate from a LS393 four bit counter 
with two clock inputs. This counter provides baud rates 
from 1200 baud through 15.2k baud. 
The remainder of the PC pins on the 8255 are used to reset 
any of the XPC's. This is done by activating the Master 
Reset on the particula~ device. 
4.7) THE XPC DIRECT MEMORY ACCESS DMA CIRCUITRY 
The schematic for this circuit is on sheet 3. This circuit 
a\ii~ws the XPC's to request control of the system bus from 
the CPU. The CPU will then allow the particular device to 
be a bus master for a given XPC DMA cycle period. 
The request for the bus from the XPC's come into U65 an 
ls373 latch. These signals are then passed into U59 an 8 
.. 
to 3 priority encoder. This will then generate the proper 




.. ~ ... 
(DACK) once *DGRANT goes active. This circuitry also takes 
care of the keeping the *BGRANT active to keep other 
-
activity off the bus until the XPC's OMA cycle is through. 
4.8) ADDRESS DECODER CIRCUITRY 
The address decoder circuitry decodes the addresses 
produced by the CPU and provides the Chip Select to that 
particular device whether its a memory device or another 
type of device. This decoder will also provide a DTACK 
back to the CPU to indicate that data has been acknowledge 
and received by the device. 
U6 will decode in the range of<= Ox2fffff. US will-~provide 
/ 
an *ACK for anything in the range of Ox3ooooo ~6 oxpooooo 
I 
with an *ACK. 
' \. I 
\ 
' These *ACK will go through Ul2(ls 175) for a clock delay 
However this is ored with *ACK vi~ U68 {/ 
~\ 
response of *DTACK. 
(ls32 p2) .. The idea here i~ to provide a,. *DTACK response 
so not to hang up the CPU, when addressing an area of 
memory which is out of bounds or a devices which will not 
' provide a *DTACK response (EPROMS, STATIC RAM). The 
purpose oring the with *ACK is to drop the *DTACK if it has 
already been provided by a device. 
4.9) ADDRESS BUS CONTROL 
In a system su9h as this, one must control the direction of 
various buses and tri-state those that are not currently in 
' 
use. This section will explain the a~dr~1ss bus and how the 
' 
flow of information is ·directed on this bus. In our case 
42. 








the ad~ress buffers are numbered from one through six and 
the data buffers are numbered fr6m one to five. 
If a device is not on the bus, then it is expected that the 
buffer will be TRI-STATED. These are the conditions to 
design for: 
1) The CPU is reading or writing to peripheral devices. 
2) The CPU is reading or writing memory. 
3) The periph~,ral devices are reading or writing memory. 
The state table is 
CPU to PERIPHERALS 
CPU to MEMORY 
XPC TO MEMORY(DMA) 
D = Disable 
E = Enabled 
given below: 
ADDRESS BUFFERS 
1 2 3 4 5 6 
E E E E E D 
E E E E D E 
E E E D D D 
D D D E E E 
The R/W signal ia a directional signal which is used by 
both the CPU and the XPC peripheral device. Only buffer #4 









D - Disable 
0 Output -
I - Input 
... 
and the XPC are located on an even 
1 ADDRESS BUFFERS 
1 2 3 4 5 
0 0 0 I I 
0 0 0 I I 
0 0 0 D D 












Because the direction of some buffers is governed by more 
than one peripheral, the control signal is placed on one of 
the control bus leads after being altered by the 
appropriate logic. 
So to provide the .proper enable signals tcr·~the address 
buffers, we use the state table above to come to the 
following logic. 
Page 2 Ul, U2, U3 can be enabled whenever the CPU wants to 
wants to read or write devices(including memory) and the 
BGACK signal will indicates that the CPU has the bus. So 
the flow of information will always be from the CPU side to 
the address bus. 
032 enables the direction of the address bus to and from 
the XPC's. If the CPU has the bus then *BGACK will be 
inactive and BGACK will be active and the flow of 
informatioc1'
1
_will be from the CPU into the XPC's. Now when 
the *BGACK signal is active the flow of information will be 
from the XPC's to memory, this is when the XPC's are in OMA 
mode trying to access memory; 036 uses s_ignal b36e in the 
same fashion as U32 uses BGACK however the signals come 
from the T7102 which has a larger address bus 
U31 is a little different. It is controlled by the signal 
ACSX. ACSX indicates that one of the XPC's have been chip 
selected. So this will activate(output enable) meaning 
that in.formation will flow through U31~ Now the direction I. 













writing/reading the XPC registers, or if the XPC is in OMA 
) 
mode trying to access memory. The U31 direction ~n pin 1 














THE XPC 1 8 
The XPC's provide us with the complete level-2 LAPB t 
protocol according to the X.25 data communication protocol. 
It generates supervisory and unnumbered frames 
automatically without intervention by the host CPU. The 
host CPU mu~t program the XPC's, and supply buffers for the 
data fields of the received and transmitted information 
frames. The CPU is notified of important events via the 
interrupts. The XPC's contain a transmitter, a receiver, 
. 
an XPC controller and an interface unit. 
5.1) THE XPC 1 S RS232 INTERFACE 
The XPC's interface into level-1 of X.25 via RS232. The 
signals needed for RS232 are provided on the chip as.ttl 
level signals. These signals are then converted from ttl 
level to the proper RS232 signaY/-ievel (+/- 12 volts) by 
means of two chips an lsl488 and ls 1489. The RS232 
I 
signals are provided through {he transmit and receiver 
' 
units on the XPC's. 
\ The signafs provided by the XPC's are 
\ 
the following signals. 
Transmit Data (TD) the serial data output line. 
,. 
Transmit clock (*TC) lx clocik input needed to operate the 
transmitter. Received data (RD) XPC serial data input 
lead. 
Receive clock (*RC) 1x·c1ock input contro11ing the 
,_J 
receiver. carrier Detect. Indicates level-1 interface is 
46. 
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receiving and modulating a usable signal. Clear-to-send 
From level-1 interface indicates to the XPC that the full 
duplex link is ready. Request-to-send indicates that the 
XPC is requesting the physical link. 
5.2) THE XPC 1 S CPU INTERFACE 
The XPC provides the system with the interface to transfer 
information from the host CPU system to another X.25 LA.PB 
system over the level-1 RS232 physical link. The interface 
unit on the chip provides the interface between the host 
CPU and the XPC transmitter and receiver via triple channel 
DMA. The CPU/DMA memory interface will be explained in the 
software section of this paper. 
5.3) XPC 1 S BUS AND I/0 LOGIC 
The master reset in the XPC-8 in addition to resetting the 
device is used to select between the Intel and Motorola bus 
control protocols. A valid reset request pulse must be 
held low for at least six cycles of CKO (buffered internal 
clock, which is half the frequency of the input clock). 
' ~ 
The glitch protection circuitry guarantees that glitches of 
less than one CLK (master clock input) period are ignored. 
If a single valid request is provided, the XPC-8 bus will 
be configured for the Motorola bus mode. If a second valid 
request is provi~ed within 30 cycles of CKO, the XPC-8 
switches to the Intel bus mode. The MR pin must be held 
high for at least six cycles of CKO between reset pulses 









Any reset pulses that occur after the 30 cycles of CKO are 
interpreted as the beginning of a new reset sequence. 
Either the Motorola or Intel bus modes can then be 
selected. 
We can select the Motorola mode in our system in two ways. 
First is to use the hardware reset button. Second is to 
use the software reset by setting a bit in the intel 8255 
as explained earlier. 
Bits AO-AS of the address bus are bidirectional and are 
used to access the internal registers of the XPC'S. When 
the chip is selected, R/*W, *WE, *DSRE, and the address 
lines AO-AS become inputs. *READY becomes an output. In 
our system *READY is referred to as a DTACK signal to keep 
with the motorola bus reference since it serves the same 
purpose. 
DMA operations are controlled by the Interface Unit on the 
4 
chip. The XPC uses DMA to main memory to read and write 
TLOOK tables elements, RLOOK table elements and data fields 
of information frames. 
5.4) XPC 1 S PERIPHERAL MODES 
When addressing the XPC on chip registers set, four leads 
are necessary, in addition to the address and data leads. 
The four leads necessary are the *CS, *DSRE, R/*W and 
*READY. THe *CS or chip select lead is obtained from our 
address decoder circuitry. R/*W is tied to our R/*W bus 






when the XPC is in the OMA mode. *READY ia used as *DTACK 
.... 
or data transfer acknowledge. The *DSRE which is used as a 
data strobe"in our system is generated by the address 
decoder chip select. and a tri-stateable buffer such as the 
LS125. The LS125 provides isolation for the *DSRE pin and 
also provides us with a switch to turn on the *DSRE signal 
'\ '. 
during chip elect to ensure the data gets strobed in during 
'\ 
the correct timing. Another reason to use the buffer is 
because the *CS signal is not tri-stated during XPC DMA 
cycles. Figure 3 shows in isolation how it is done in our 
system. I I 
Reads or 1rites to XPC registers take a minimum of four CKO 
(pin47 XPC-8) clock cycles depending on when *CS and *DSRE 
become active with respect to the CKO clock. The *READY 
lead signals the CPU to terminate the current cycle. 
____ /' 
S. S). DMA / 
• 
When the XPC issues a. DMA request. It caus s the *DREQ 
(DMA request) line to become active and wait for the CPU to 
issue a DTACK which tells the XPC that it can have the bus. 
Section 3.7 explains how the communication board handles 
the problem with multipl~ XPC DMA's. At this time six 
' 
leads in addition to the i<idress and data lines must be 
~ 
considered. These are *PARV, *DSRE, *WE, *READY, R/*W, and 
*AS. In our system we are not using parity checks into DMA 
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standard in operation. They behave as if the XPC were the 
CPU. 
When the XPC places the a valid address on the bus, the 
*AS is active, then when the XPC places valid data on the 
the data bus the XPC causes causes the *DSRE to become 
active iin case of a read and *WE to become active in the 
case of the write. The XPC expects to receive a signal on 
the *READY lead to indicate that the data read/write cycle 
is terminated. *BGACK is the DMA request lead generated 
to indicate that the XPC's are driving the buses. When it 
" is active the XPC's are bus masters. 
5.5) DATA BUS INTERFACE 
Because we are interfacing the eight bit data leads of the 
XPC to a 16 bit data bus we must be able to address each 
even or odd memory location. Figure 4 shows the interface 
circuitry from the data bus DB0-DB15 to the XPC data leads 
XDO-XD7. The only signals we are not familiar with are 
B3E, B4E, and BUFDIR. When the CPU is trying to read or 
write to the XPC registers, ~ ~abled, the direction must 
either B3E or B4E should be 
be from B to A when the CPU is 
reading and from A to B when the CPU is writing. When the 
XPC is bus master, the direction is from A to B when 
-• reading and B to A when writing. When.there is no activity 
\ 
\_ 
concerning the XPC, those b~ffers are tri-stated. 
From figure 4 one can conf ir1n the above results. If *CS 






direction does not really matter. If XPC •cs lead is active 
then the CPU R/*W line is active and the direction depends 














This section will examine the system software of the 
communication board. The\ software can be broken down into \ 
) 
·--' 
a few distinct blocks. First is the CPU monitor which runs 
the 68000. Second is the initialization and housekeeping 
code for the devices on the board. Last is the MAKEFILE 
which keeps everything in order. 
First thing that will be done in this section is elaborate 'V 
a little more on the CPU monitor and the c interface 
(compiler, mxhex, etc). Then we will get into 
' ~. 
' initialization of the devices and explain in detail how to 
set up the parameters on the XPC-8. Finally in trying to 
keep sanity in code development we will examine our 
MAKEFILE and how it supports software development. 
6.1) THE CPU MONITOR 
\ . . i . In section 3.3 we discussed what the CPU mon tor is anq a 
little bit of the workings of the monitor. Now we will go 
into detail of what we needed to implement in the monitor 
to make it compatible with our system. 
The first thing that we needed to do was to section memory 
according to functionality. We have set aside address 
location for all the devices on the communication board 
this also includes the EPROMS and RAM memory. So the 
EPROMS are located at address oxoooo to Ox4000 and RAM 




Ox2ffff (Ox defines a hex number). Locations Ox4000 
through Oxffff is set aside for variable locations of the 
CPU monitor and XPC buffer locations. While ox20000 through 
Ox2ffff is set aside for programs. As stated earlier low 
ROM oxoooo through Ox03ff are for the exception vector 
table. 
On the first page of monitor code is the vectors we use in 
ROM. These are commented out because we had to program the 
low ROM by hand and these are there just to remind us. 
The Motorola 68000 does not have an address pin of AO. The 
DUARTS are memory mapped at Ox200000 and have four address 
~ 
pins AO through A4. Consequently the addresses of the 
DUARTS are on odd boundaries. 
Most of the work involving the monitor was debugging the 
monitor for our hardware and software. The hardware ) -
debugging involved making sure all the addresses were 
indeed correct and the CPU monitor initialization code did 
what we though it was suppose to do. We also had some 
problems which involved memory overlap. Since we were just 
beginning the system it was a matter of keeping a map of 
the location and segmenting it accordingly. 
6.2) THE C COMPILER 
The c compiler was given to us on a magnetic tape which was 
archived from another UNIX system. The compiler was 
installed through a series of MAKEFILES which,· after 





.... -1. • ..'. 
' I 
the MAKEFILES set up all the proper c utilities in the 
correct places. 
The tools provided to by this C compiler were of course the 
C compiler itself. This C compiler provided us with the 
option of starting the code at a certain address location 
in memory. This allows us to keep our programs confined to 
certain sections of memory in accordance with the maps and 
allocation described in the above sections. 
The other tools provides were a hex format program called 
mxhex. This program takes our C executable binary code and 
formats it as a intel forn1at hex dump. This provides us 
with code that can be down loaded into our communication 
board and verified in the download by the CPU monitor • 
• 6.3) THE INITIALIZATION CODE 
The file typedefs.h defines all the devices and memory 
buffers in the system as data structures. These data 
structures then access th~ registers on the devices 
themselves. The devices are then programmed according to 
the system requirements. 
The data structure'S we defined in typedefs.hare tied in 
directly with the hardware. The registers on all the 
devices in the system are a-bits and the address bus is 16-
bits. Some places the data structures need some offset 
fill to make sure they land on the right word boundary. 
Two examples of these offsets are, the AMD9519 and the Intel 
~ ) 
\ 
8255. Both of these devices have their AO address leads 
,, 
,,, 54 ... ',. .. 
. . ... ' . 






connected to the Al lead of the address bus. Therefore the 
registers are addressed on odd address boundaries. There 
needs to be some offset in the data structure to force the 
-
data to the odd register of the 16-bit data bus. This is 
:..f • 
done by defining everything as a unsigned character. First 
,• 
an offset of 8-bits defined as unsigned characters defines 
the even part of the 16-bit word, then the data register 
defined as a unsigned char defines the odd part of the 16-
bit word. This is shown in an example in section 3.2. 
The XPC's are set up to be on even addresses. These are 
. /'. ' 
not required to have offsets. 
6.4) SETTING UP THE XPC 1 S SYSTEM REQUIREMENTS 
The system requirements are defined in the XPC's for one 
session. A session is the bringing up of a link and the 
the transfer of the required information and finally the 
closing down of the link. The session is set up by writing 
the parameter registers/with certain parameters for this 
particular session. 
Explained in detail will be the T7100 (XPC-8). This device 
was our workhorse there were three XPC-S's on the 
communication board. They were tested fully with positive 
results. Also the T7102 has its sessions setup in a very 
similar manner and most of.the parameters registers are the 1 
. 
same and the values(parameters) set in these registers are 







needed for initializing the XPC-S's and what to program 
into there registers. 
6.4.1) MASTER RESET 
The hardware must reset the XPC-8 by activating the MR pin 
at system startup. This puts the XPC-8 in a setup state 
where the device is non-operational; • 1.e., it is not 
engaged in X.25 data communication. In this setup state, 
the XPC-8 can be configured for a specific application by 
writing the parameter registers. We have two means to 
master reset on the communication board. First way is a 
. \"\..'r1 button which provides a hardware reset and the secortd way 
is a software reset by toggling the Intel 8255 ports. 
All outputs are put in the high impedance state when the 
master reset MR is asserted. The parameter registers are 
then set to zero and the command reg'ister is set to 82H 
(DISCMOD = 1, MDISC = 1, all other bits are set to zero). 
A one(l) in the mandatory disconnect (MDISC) field of the 
command register causes the logical link to go to a ~ 
I • 
logically disconnected state. The XPC-8 responds to all 
inquiries with a ~M (disconnected mode) frame when it is in 
this state. A zero(O) in the MDISC field allows the XPC-8 
to establish a logical link in the operationa~ state. 
The disconnect mode (DISCMOD) bit in the command register 
(bit 7) specifies which of the two disconnected states.the 
XPC-8 assumes when it is logically disconnected. A one(l) L 




frame only to command frames with the P-bit set. The XPC-8 
is in a ''super'' disconnected state. 
6.5) XPC-8 REGISTERS 
Internal accessible registers of the XPC-8 are mapped into 
the system memory space by the hardware and they are 
represented as data structures in the c code. Address 
lines A5 - AO become chip inputs to address the internal 
registers when chip select (CS) is inserted. 
6.5.1) COMMAND REGISTER 
~ 
The a-bit command register is used to control seven XPC-8 
functions. They are as follows: 
1. Send Permission( (SEND): Controls the transmission of 
data by inhibiting dr~nabling the sending of information 
frames (I frames). 
2. Receive Ready (RECR): Indicates that empty receive 
data buffers have been allocated and are available. 
3. Active/Passive Link Initialization (ACT/PAS): 
Specifies if the XPC-8 will actively initiate a link setup 
(i.e., send a SABM frame) or if it should passively await a 
link setup. 
4. Password Exchange (BWXCH): Specifies whether the XPC-8 
will initiate a password exchange procedure prior to link 
setup. 
s. Password Verified (PWOKl & PWOK2): These bits notify 
. 









6. Disconnect Mode (DISCMOD): Specifies which of two 
disconnected states the XPC-8 assumes when logically 
disconnected. 
7. Mandatory Disconnect (MDISC): Causes the XPC-8 to go 
into a disconnected state. While in the "super'' 
disconnected state, as determined by DISCMOD, the XPC-8 
responds with a DM frame only to frames with the P-bit set. 
"' . 
6. 5. 2) WRITING PARAMETER REGIST.ERS · ·· 
. 
The XPC-8 is configured by writing the parameter registers 
when it is in the setup state. The MDISC bit in the 
command register is cleared after the parameter registers 
are.written, putting the XPC-8 into a operational state. 
If the Active/Passive bit is set in the command register, 
clearing MDISC will initiate link setup; i.e., and SABM 
frame will be transmitted. 
6.5.3) PARAMETER REGISTERS 
There are 17 parameter registers in the XPC-8 that specify 
system constants, link parameters, and modes of operation. 
Once the XPC-8 has been placed in the operational state, it 
•'It' 
can be reconfigured only after a reset. The specific 
values given for the parameter registers are systems 
, 
I 
parameters which were agreed to for a period of time with 
the DXE. 
Parameter register zero specifies link tests. • During 
normal operation, each of these bits have the value zero. 
Only one of these tests~can be activated at any time • 
.. 
' ·• 58. .... -~ 
,ti ' ' I "°'·" 
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REGO BIT O NEAR-END LOOP TEST 
Setting this bit causes the XPC-8 to perform the near-end 
loop test. All essential X.25 parameters should be 
specified before entering this mode of operation. In this 
mode, the internal receive data signal and internal 
transmit data signal are tied together. The receiver 
automatically interchanges the command and response 
addresses to allow the protocol to function properly. The 
TD pin remains high while in this mode • 
REGO BIT 1 FAR-END LOOP TEST 
Setting this bit causes the XPC-8 to perform the far-end 
loop test. All essential X.25 parameters should be 
specified before entering this mode of operation. The far 
end of the link should be in an echo mode during this test. 
The far-end loop back permits the XPC-8 to talk to itself 
through the underlying physical layer. Data transmitted by 
• 
the XPC-8 will -be passed to the physical layer for data 
transmission over the physical medium. Signals received at 
the remote physical layer will be processed and passed to V 
the data link layer. Data arriving at the remote XPC-8 
' 
will be internally routed, without CPU of XPC-8 
intervention, to the transmiti' data output for transmission 
by the phys~c~l layer over the physical medium. The 
receiver in the local XPC-8 will interchange the command 






REGO BIT 2 ECHO MODE 
setting this bit causes the XPC-8 to transmit what it 
~- receives unaltered. 
REG .1 BITS O - 2 WINDOW SIZE, K 
The window size k is the maximum number of outstan.ding 
(i.e., unacknowledged) I frames permitted at any given 
time. It can be any number from 1 through 7. Reducing ,the 
number of outstanding frames allows optimization of buffer 
usage among different users. However, the efficiency of 
link utiliiation increases with a larger k value because 
less time is devoted to waiting for acknowledgments. 
// 
Factors.influencing the choice of window size included the 
., 
loop transit delay, memory resources, and link utilization. 
REG 1 BIT 4 READY BUT IDLE 
This bit is used only when the logical link is disconnected 
and MDISC = o. If this bit is a o, the XPC-8 sends flags 
between the frames. If it is a 1, the XPC-8 idles (sends 
ls) between the frames. Continuous ls are not sent in the 
link setup or information transfer states. The XPC-8 will 
utilize this bit only when it is in passive mode and 
waiting for an SABM. The transmission of flags between 
frames is required in normal X.25 operation. 
REG 1 BIT 5 XID ENAB!ra 
- ( 
•] /\ Setting this bit enables the password exchange (PWXCH) 
mechanism. A successful exchange of passwords is then- a 






REG 2 - 3 BITS O - 7 TLOOK STARTING ADDRESS 
The TLOOK starting address is the memory locati~n of the 
first element in the transmitter and receiver lookup 
tables. This should be a block of main memory 128 bytes 
deep (144 bytes if using password exchange) to accommodate 
the eight a-byte elements of the TLOOK and eight a-byte 
elements of the RLOOK tables (password exchange uses an 
additional 16 bytes). This address must not be zero. As a 
safety feature, if the TLOOK starting address is 
inadvertently set equal to zero, an interrupt is issued, 
.. 
and the XPC-8 halts operation. 
REG 4 BITS O - 7 PARAMETER Tl (LOW BYTE) 
REGS BITS O - 3 PARAMETER Tl (HIGH BITS) 
The period of Tl is the time limit set for the primary 
acknowledgment timer. It is the maximum time that the XPC-
,:· 
8 waits for an acknowledgment of previously transmitted I 
frames or poll bit frames. The hardware timer in the XPC-8 
is a counter that counts cycles of the system clock CKO 
,, 
prescaled b~ the factor 215 = 32,768. The value of 
\ 
/ 
. // primary~-tlnk acknowledgment timer Tl is specified to 
' 
XPC-8 as a number·of prescaled clock counts. It is 




The Tl timer is started at the end of the transmission of I 
frames and poll-bit frames. The Tl value should be 
selected t·o allow for the transmission of the frame across 
.. 61 . 





the physical medium, the processing of the frame on the 
remote side, and the generation and transmission of an 
appropriate response (e.g. RR, RNR, or I frame) which 
acknowledges the frame. 
Once the period of Tl is defined, the Tl parameter can be 
calculated by: Tl parameter= (fCK0/32,768) * (period of 
-
Tl timer) / ' a 
Registers 4 & 5 store the Tl parameter, the number of 
counts of the scaled system clock that provide the desired 
period for the acknowledgment timer. · 
REGS BITS 4 - 7 N2 X.25 RETRANSMISSION COUNTER 
The value N2 is the maximum number times that a frame is 
transmitted without receiving a response. If, after N2 
attempts to transmit a frame, no response is received, it 
is assumed that the link is dead and the XPC-8 is placed in 
a disconnected state. 
REG 6 BITS O - 7 PARAMETER T2 (LOW BYTE) 
REG 7 BITS O - 3 PARAMETER T2 (HIGH BITS) 
The period of T2 is the maximum time that the XPC-8 waits 
before responding to an inquiry from the remote DXE. The 
period of the T2 timer is a function of CKO and the T2 
parameter. 
When the Period of T2 is defined, the value of the T2 
parameter is determined by T2 parameter= (fCK0/32,768) * ( 
period of T2 timer) 
REG 8 BITS O - 7 Nl (LOW BYTE) 
62. 
, 
REG 9 BITS O - 4 Nl (HIGH .BITS) 
Nl is the maximum number of bytes (up to 4096 bytes+ LJ 
header) in the information field of an I frame. Receiver 
buffers must be large enough to hold I fields that Nl bytes 
long. 
REG 10 BITS O - 7 PARAMETER T4 (LOW BYTE) 
REG 11 BITS O - 3 PARAMETER T4 (HIGH BITS) 
T4 is the maximum time that the XPC-8 will go without 
.. 
'exch,~ging frames on the logical link. The purpose of the 
T4 timer is to detect link level malfunctions. During 
periods of link inactivity, the XPC-8 will query the remote 
DXE for its status every T4 seconds. The XPC~S will go to 
a disconnected state if the remote DXE does not respond 
\ 
satisfactorily to a link status query after N2 attempts. 
If it is necessary to detect link level errors quickly, T4 
should be set to a relatively small value, but T4 should 
always be greater than Tl. When the period of T4 is 
defi~ed, the value of the T4 parameter is determined by: 
T4 parameter= (fCK0/32,768) * (period of.T4 timer) 
' 
REG 12 BITS O - 7 PARAMETER T3 (LOW BYTE) 
REG 13 BITS O - 3 PARAMETER T3 (HIGH BITS) 
T3 specifies the ~mount of time that the XPC-8 accepts 
receipt of an idle condition before taking alternative 
action. There is a physical level malfunction and the 
., 
remote DXE is not operational (i.e., transmitting all ls) 








detect physical malfunctions as soon as possible, T3 should 
be a small value. If rapid detection is not needed, the T3 
.. 
can be a larger value in order to give the physical level 
maximum time to recover. The period of the T3 timer is a 
function of CKO and the T3 parameter. 
The value of the T3 parameter is determined by: T3 
parameter= (fCK0/32,768) * (period of T3 timer) 
REG 14 BITS O - 7 TRANSMIT COMMAND ADDRESS 
This register contains the data link layer address of the •, 
remote DXE, i.e •. , the station at the other end of the link. 
~ I 
If the XPC-8 is used as a DTE in a network application, 
this register contains the DCE1address 1 (00000001) • 
• 
REG 15 BITS O - 7 TRANSMIT RESPONSE ADDRESS 
This register contains the data link layer address of the 
local DXE, i.e., the address of this station. If the XPC-8 
is a DTE in a network application, this register contains 
the DTE address 3 (00000011). 
· REG ~6 BITS O - 7 FLAG COUNT 
Specifies the minimum number of extra flags between frames. 
The value of flag count is cleared (set to zero) on reset, 
which causes the minimum number of flags between frames to 
default to 1. This feature is used to slow down the rate 
of frame transmission by the XPC-8, thereby permitting 
slower (software-based) implementations to process a frame 
' " 
'• ,;. 
before the next frame arrives. No extra flags are needed 
64. 
' \ 
" . . 
' 
when communicating with another XPC-8; use the default of 
zero. 
XPC-8 INTERFACE TO SYSTEM MEMORY 
System memory· is where the data buffers that store the 
transmit and receive data are located. The transmit and 
receive data buffers are pointed to an defined by the 
transmitter lookup table (TLOOK) and the receiver lookup 
table (RLOOK), respectively (see Figure 5). 
TRANSMITTER LOOK TABLE 
The TLOOK table is a block of eight a-byte elements in 
.. 
system memory. The base address of the TLOOK table is 
specified by the TLOOK START ADDRESS which is contained in 
parameter registers 2 and 3. Each element in the TLOOK 
table describes a buffer corresponding to one packet of 
data to be transmitted by the XPC-8. The TLOOK table is 
maintained as a modulo 8 circular queue. Figure 6 shows 
the structure of a TLOOK element. 
bit field in each TLOOK element. 
RECEIVER LOOK TABLE 
Table 1 describes the 
The RLOOK table is also a block of eight a-byte elements in 
system memory which immediately follows the TLOOK table. 
Each element in the RLOOK t~le describes a buffer which 
holds one packet of data received by the XPC-8. The RLOOK 
table as a modulo 8 circular queue. Figure 7 
shows the structure of a RLOOK element and Table 2 




TRANSMITTER PASSWORD BXCIIANGB LOOKUP TABLB 
The TXID table is a single-element lookup table. This 
element is use~ to describe the packet which wil~ be 
transmitted by the XPC-8 during an XID exchange. The TXID j ., 
table is located immediately following the RLOOK table in 
system memory. Its format is identical to that of the 
TLOOK table element. 
RECEIVER PASSWORD EXCHANGE LOOKUP TABLE 
The RXID 1 tablet.is a single-element lookup table. This 
element is used to describe the buffer needed to store the 
packet received during and XID exchange. The RXID table is 
located immediately following the TXID table in system 













The development of this system provides us with the 
complete X.25 level-2 LAPB protocol. The design is proven 
by running test verification programs on the HP 4255A 
protocol analyzer. The next phase of this program would be 
to expan? and put the next layer of X.25 on top of layer 2. 
\. :r 
This wo· d involve setting up an X.25 level-3 protocol. 
' This project involved work on the hardware and software 
level, hardware design and software design. The 
integration of the two elevated my knowledge of Computer 
Science by forcing me to consider the hardware problems 
associated with design. Usually one likes to program 
without consideration for the hardware which is the way it 
should be, but there are important issues involved in 
computer design which need the understanding of the system 
as a whole. And until hardware is capable of generic 
layout for the programmer an understanding of hardware 
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Flpre ,. TLOOK ELEMENT 
Table 1.. TLOOK Elemeat Defta1tlo111 
Name/Descrlpdoa 
Saffer R11dy. Settin1 this bit to one (I) indicates to the XPC-8 that data 
associated with this element is ready to be transmitted. BROY should be the 
last bit of the TLOOK element to be set by the CPU after preparin1 a buffer. 
The SEND bit of the Command Resister should then be set to one (I) to com-
mand the XPC-8 to bepn transmittin1 I frames. The XPC-8 clean BROY and 
sets NACK after all~ data associated with this element has been accessed 
by OMA and loaded i o the transmitter FIFO. 
Zero. These bits should be cleared to zero. 
Nol A£kllowledpd. The XPC~s- sets NACK and clean BRbY after all the data 
associated with this lookup element hu been accessed and loaded into the 
transmitter FIFO. The XPC-8 clean this bit when the frame associated with 
this element hu been acknowledaed. 
Ackaowkdpd. The XPC-8 sets ACK and clears NACK when an acknowledg-
ment is received for the packet usociated with this lookup element. An XBA 
interrupt is aenerated to notify the CPU of one or more acknowledgments. 
Truudt ColUIL The number of bytes in the transmit data field is specified 
by this 16-bit number. X.25 level 3 limits the size of the data field in a DATA 
packet to be not peater than 4K bytes. L3 adds a 3 or 4 byte header. The max-
imum size of the data field in an L2 I frame when X.25 L3 is used is 4K+4 
bytes. In some applications L3 is not used. In any event the data field for the 
XPC-8 cannot exceed 8K bytes. 
Trulllldt Start Address. This 16-bit number is the location in system memory 
of the fint byte of transmit data associated with this TLOOK element. 
Spare. Not Used. 
-~ 
75. 






































































fllCIIYI COUNT (LOW IYTI) -
MCIIVI COUNT (HtGN IYTI) 
-
-
MCIIVI ITAtn' AOOIIIII (LOW IYTI) --







Flaun 7. RI.OOK Elemeat 
Table .;i. RI.OOK Elemeat Deflllldou 
Name!Dacrtpdon 
Rlcetver Rady. Settin1 this bit to one (1) indicates to the XPC-8 that the data 
buffer associated with this element is ready to receive data. The receive stan 
address field of the RLOOK element should be specified before the CPU sets. 
the RECRDY bit. After the XPC-8 receives a valid packet and stores the infor-
mation field in the buffer associated with the lookup element, it clears RECRDY 
and sets FRCMP. fl 
Zero. These bits should be cleared to zero. 
Frame Complete. When a valid packet is received, the XPC-8 writes the receive 
count, clears RECRDV, and sets FRCMP. A PKR interrupt is used to notify 
the CPU of the received packet. 
Receive Couat. This 16-bit number specifies how many bytes of system memory 
have been filled by the received packet. The XPC-8 writes this location after 
a valid I frame has been received and written to system memory without error 
(see counter Nl). 
Receiw Start AddrelL This 16-bit number specifies the address in system memory 
of the first byte of received data in the packet. 






Appendix A contains the ''C'' source code used to 
initialize.the communication board. 
Appendix A also has the source code for the 68000 
monitor. This source code has all the adjustments to run the 






















* TUTOR BOARD - MRK 8/20/86 * 
* 9519 INTERRUPT CONTROLtER * 




/* point to 9519 at address Ox214000 */ 
#define USR_9519 ((struct intcntl *)Ox214000) 
/* AMD 9519 Interrupt Controller */ 
/* 
• 7 0 
* +--------+ 

















unsigned char data; 
unsigned char command; 























































































































/* TUTOR BOARD - MRK 9/9/86 
/* 8255 PERIPHERAL INTERFACE CONTROLLER */ 




/* INTEL 8255 Peripheral Interface Controller*/ 
#define PIC_8255 ((struct pie *)Ox216000) 
/* 
* Structure of an 8255: 
7 0 • 





















* 8255 control defines 
*/ 
#define ACTIVE Ox80 
#define MODEO OxOO 
#define MODEl Ox20 
#define MODE2 Ox40 
#define PORTA_O OxOO 
#define PORTA_I OxlO 
idefine PORTB_O OxOO 
tdefine PORTB_I 0x02 
#define PORTC_O OxOO 





-> portb +---------+ 
+--------+ 
-> portc +--------+ 
+--------+ 
-> control +--------+ 
+--------+ 
unsigned char porta; 
unsigned char portb; 
unsigned char portc; 
unsigned char control; 
































Contians routines for printin? out the 
status registers of the XPC-8 s . 
dump_sta() 
Reads the xpc-8 status registers and 
writes the value to the screen. 
Expects init_structs(i to set up the address 
dependences for xpc8(. These are the physical 
addresses of the xpc- 's. Thus xpc8(] is an array 
of pointers to th~ xpc-8 devices. 
#include <globs.h> 














= %x ",i, xpc8[1]->sta[i]); 
= XX ", 1, xpc8 (2) ->sta (i]) ; 
= %x \r\n",i, xpc8[3J->sta[i)); 
\ 
• 
/* memory mapped address of XPC25/75's ~/ 
tdef ine XPC2575 ( (XPC25_75 *) Ox20e000) 
tdefine TABLE....ADI>R OxcOOO 
tdefine TABLE_2575 ((TABLE2575 *) OxcOOO) 
/* T7100 */ 
/* memory mapped address of XPC-8's */ 
tde fine XPCl I fXPC_8 * l Ox206000l Ide fine XPC2 XPC_8 * Ox208000 
tdefine XPC3 XPC_8 * Ox20a000 
/* TLOOK starti~g address for XPC3 */ 
#define TABLEl_}.DDR Ox8CXX) 
#define TABLE2_ADDR Ox8200 
#define TABLE3_.ADDR Ox8400 
#define TABLEl I ITABLE *j Ox8000l #define TABLE2 TABLE* Ox8200 
#define TABLE3 TABLE* Ox8400 
/* create structure for XPC-8 registers*/ 
• 
-
typedef struct { 
char cmd; /* XPC-8 command register*/ 
char sta[8]; /* XPC-8 status registers*/ 
char intp; 
char parm[17]; 
/* XPC-8 interrupt register*/ 
/* XPC-8 parameter registers*/ 
} XPC_8; 
/* define the structure TLOOK as the template for Tlook elements*/ 
/* REGISTER : NAME */ typedef struct { 
/* NOTE:REVERSE ORDER OF 
unsigned char ack :l; 
unsigned char nack :l; 
unsigned char unused :S;. 
unsigned char brdy :l; 
1ST BYTE*/ 
unsigned char tcntlow; /* 
unsigned char tcnthigh; /* 
unsigned char tsalow; /* 
unsigned char tsahigh; /* 
unsigned char sparel; /* 
unsigned char spare2; /* 





1 bit 7 : acknowledged*/ 
1 bit 6: not acknowled?ed 
1 bits 1-5: not used / 
1 bit O: buffer ready*/ 
register 2 • Transmit Count low byte*/ • 
register 3 . Transmit Count higq byte*/ • 
register 4 . Transmit start address low by • 





typedef struct { /* REGISTER : NAME * / 
/* NOTE:REVERSE ORDER OF BYTES to ASSIGN THE CORRECT BYTE ORDER*/ 
unsigned char frcmp :l; /* register 1 bit 7 : frame complete 
unsigned char unused :6; /* register 1 bits 1-6: not used*/ 
unsigned char recrdy :l; /* register 1 bit O: reciever ready 
unsigned char rcntlow; /* 
unsigned char rcnthigh; /* 
unsigned ch~r rsalow; /* 
unsigned char rsahigh; /* 
unsigned char sparel; /* 
unsigned char spare2; /* 












Count low byte*/ 
Count high byte*/ 
start address low by 
start address high b 
~ 
\ 






/* define the 8 element that make up the Transmitter Lookup Table•/ 
TLCX>K tlook_element[8]; 
/* define the 8 element that make up the Reciever Lookup Table*/ 
RLOOK rlook_element[8]; 
/* define transmitter TXID lookup element*/ 
/* this is the same format as the TLCX>K element*/ 
TLOOK txid; 
/* define transmitter RXID lookup element*/ 
/* this is the same format as the RLOOK element*/ 
RLOOK rxid; 
} TABLE; 
1····································································1 /* T7102 */ 
/* create structure for XPC25/75 
typedef struct { 
char cmdO; 
registers*/ 






char cntr 36]; 
char par 16; 
char parm16; } XPC25_75; 
/* XPC25/75 conm,and register*/ 
/* XPC25/75 status registers*/ 
/* XPC25/75 interrupt register*/ 
/* XPC25/75 interrupt register*/ 
/* XPC25/75 parameter registers*/ 
/* XPC25/75 counter reg~sters */ 
/* XPC25/75 parameter registers*/ 
/* XPC25/75 parameter registers*/ 
/* define the structure '!'LOOK as the template for Tlook elements*/ 




/* NOTE:REVERSE ORDER OF 
unsigned char ack · 1. . , 
unsigned char nack . 1 . 
• I 
unsigned char unused . 2 . . , 
unsigned char resd . 3. . , 
unsigned char brdy . 1 . . , 
/* REGISTER : NAME*/ 
1ST BYTE*/ 
/* register 1 bit 7 : acknowledged*/ 
/* register 1 bit 6: not acknowledr;d 
/* register 1 bits 4-5 : not used / 
/* register l bit 1-3 : residual*/ 
/* register 1 bit O: buffer ready*/ 
/* register 2 : Transmit Count low by 

















/* register 3: bits 0-4 Transmit Cou 
register 4: Transmit start address low by 
register 5 : Transmit start address middle 




/* NOTE:REVERSE ORDER OF BYTES 
unsigned char frcmp :l; 
unsigned char unused :l; 
unsigned char badid :1; 
unsigned char unusedl :l; 




/* REGISTER : NAME * / 
to ASSIGN THE CORRECT BYTE ORDER*/ 
/* register l bit 7 : frame complete 
/* register l bit 6 : not used*/ 
/* register l bit 5 : bad id field*/ 
/* register 1 bit 4: not used*/ 





h •••• ,. 
unsigned char recrdy . 1 . . , 
unsigned char rcntlow; /* 
unsigned char spareO :4; 
unsigned char rcnthigh :4; 
unsigned char raalow; /* 
unsigned char rsamid; /* 
unsigned char rsahigh; /* 
unsigned char sparel; /* 
unsigned char spare2; /* } RLOOK2575 ; 
• 
/• regiat!! 1 bit O: reciever ready 
register 2 : Reciever Count low byte*/ 
/* register 3: bits 4-7 */ 
/* register 3: bits 0-4 Transmit Cou 
register 4 : Receiver start address low by 
register 5 : Transmit start address middle 
register 5: Receiver start address high b 
unused*/ 
unused*/ 
/* define the TLOOK Table which houses the 8 Tlook elements and 8 Rlook eleme 
typedef struct{ 
/* define the 8 element that make up the Transmitter Lookup Table*/ 
TLOOK2575 tlook_2575[8J; 
i /* define the 8 element that make up the Reciever Lookup Table*/ 
RLOOK2575 rlook_2575[8]; 
/* define transmitter TXID lookup element*/ 
/* this is the same format as the TLOOK element*/ 
TLCX)K2575 txid; 
/* define transmitter RXID lookup element*/ 








#define TRUE 1 #define FALSE 0 
#define OFFSET unsigned :8 
#define~ 
"\r~n" #define NL 
"\n' #define RETURN 
"\r" 
#define ENABLE OxOl 
#define DISABLE 0x00 
#define xpcl 0 
#define xpc2 1 
#define xpc3 2 
#define tlookl 0 
#define tlook2 1 














extern XPC_8 *xpc8[]; 
extern TABLE *tables[]; 
• 
/* Buffer le~gth OxlCX> hex (256 decimal) */ 
/* defined by Nl parameter register 8-9(bits 0-4) */ 
*define BUFFER_size OXlOO 
/* start of XPCS's buffer address's*/ 
*define BUFFERJJ)DR Ox8600 
/* start of XPC257S's buffer address's*/ 







































Contians routines for initializing the following 
devices: 
8255 
upper address bit register for xpc-S's 
ini t_8255 C) 
ini t_up_add.J:>i t () ,.JJ, 
Expects the 8255 to be at the memory location 
defined in 8255.h. Also the device for upper 
address bits to be in specific areas of memory. 























PIC_8255-> is a 
the 8255 on the 
8255.h . 
a,b,c of the 8255 for baud rate. 
pointer to the memory location of 
tutor board. This is defined in 
ini t_8255 () 
{ / 
} 
PIC_8255->control = Ox80; 
PIC_8255->porta = Oxlb; 
PIC_8255->portb = Oxlb; 
PIC_8255->portc = Oxff; 
/**************************************************************************** 
** 
** Function: init_up_addJ:>it() 
•• 
** Description: Initialize the upper addresses of the xpc8 devices. 
** 
** Inputs: None. 
** 
** Returns: None. 
** 
•• Calls: None. 
** 











char *regl, *reg2, *reg3; 
} 
~=~i : ! i~~:~ 
reg3 = char 
*regl = OxOO; 
*reg2 = OxOO; 
*reg3 = OxOO; 
regl = ! !char 
reg2 = char 
reg3 = char 
*regl = OxOO; 
*reg2 = OxOO; 




* Ox2le000 · 
. ' 
•i Ox2la001J; 




































Initlalization routines for the xpc8 devices, 
and the xpc parameter registers. Build TLOOK tables, 
and set the tlook brdy bit. Set up some transmit pack 







Expects the devices are set up at specific addresses 
defined in typedefs.h . 
























XPCl, XPC2, XPC3 are define to specific areas of memo 











tables~tlookl] = TABLEl; 
tables tlook2] = TABLE2; 
tables tlook3] = TABLE3; 
/**************************************************************************** 
** 




Description: Initialize parameter registers of the xpc8 devices. 
















• * Portability: 
•• 
** 
Xpc8() is define to specific areas of memory, 





/* initialize the parameter registers*/ 
/* xpcl •/ 
xpcB(xpclJ->parm(O] = OxOO; 
xpcB[xpclJ->parm[l] = 0x04; 
/* PRO - Loopback and echo bits off 
/* PRl - Window size= 4, XID mode= 




= TABLEl..ADDR & Ox.ff; 
/* PR3 - TOOK start address high byt· 
= TABLEl..ADDR >> 8; 
= OxA9; /* PR4 - Acknowledgement timer Tl co· 
count low byte; here Tl= 3sec?? 
/* PRS - N2 = 3; Tl count high byte : 
/* PR6 - Respsonse delay timer T2 co· xpc8[xpcl]->parm(S] = Ox30; xpc8(xpcl)->parm(6] = Ox9E; 
xpc8~xpclj->parm[7] = OxOO; 
xpc8 xpcl ->parm[8] = OxOO; 
xpc8 xpcl ->parm[9] = OxOl; 
xpcB(xpcl]->parm[lO] = Ox65; 
xpcB[xpclJ->parm(ll] = 0x04; 










xpc8[xpc2]->parm[OJ = OxOO; 
xpc8[xpc2]->parm[l] = 0x04; 
byte; T2 here= 2.5 seconds 
/* PR7 - T2 timer count high byte 
/* PR8 - Nl count low byte 
/* PR9 - Nl count high byte 
/* PRlO - Inactive link timer T4 
low byte here; T4 =10 sec. 
/* PRll - T4 timer high byte 
/* PR12 - Idle link timer T3 count lo· 
byte; T3 = 25 sec. 
/* PR13 - T3 timer count high byte 
/* PR14 - Link Transmit command addre: 
/* PRlS - Link Transmit r~sponse addr, 
/* PR16 Extra flag count 
/* PRO - Loopback and echo bits off 
/* PRl - Window size= 4, XID mode= 
/* PR2 - TOOK start address low byte 
· xpc8 [xpc2] ->parm [2] 
xpc8(xpc2]->parm[3] 
xpc8[xpc2]->parm[4] 
= TABLE2...}J)DR & Oxff; 
;• PR3 - TOOK start address high byt« 
= TABLE2...}J)DR >> 8; 
= OxA9; /* PR4 - Acknowledgement timer Tl co, 
count low byte; here Tl= 3sec?? 
·/* PR5 - N2 = 3; Tl count high byte 
;•-~6 - Respsonse delay ~imer T2 co xpc8[xpc2]->parm[SJ = Ox30; xpc8[xpc2]->parm[6) = Ox9E; 
xpc8 xpc2]->parm[7] = OxOO; 
xpc8 xpc2]->parm[8] = OxOO; 
xpc8 xpc2)->parm(9] = OxOl; 
xpc8 xpc2]->parm[l0] = Ox65; 
xpc8[xpc2]->parm(ll) = 0x04; 
xpc8[xpc2]->parm(l2] = Ox7F; 








byte; T2 here= 2.5 seconds 
/* PR7 - T2 timer count high byte 
/* PRS - Nl count low byte 
/* PR9 - Nl count high byte 
/* PRlO - Inactive link timer T4 
low byte here; T4 =10 sec. 
/* PRll - T4 timer high byte 
/* PR12 - Idle link timer T3 count lo, 
byte; 'T3 = 25 sec . 





xpc8~xpc21->parm~14j = OxOl; xpc8 xpc2 ->parm 15 = 0x03; 
xpc8 xpc2 ->parm 16 = OxOO; 
• 
/* PR14 - Link Transmit command addre: /* PRlS - Link Transmit response addr• /* PR16 - Extra flag count 
/* xpc3 */ 
} 
xpc8(xpc3]->parm[O] = OxOO; /* PRO - Loopback and echo bits off xpc8[xpc3]->parm[l] = 0x04; /* PRl - Window size= 4, XID mode= /* PR2 - TCX>K start address low byte •; xpc8(xpc3]->parm[2] = TABLE3...ADDR & Oxff; 
/* PR3 - TOOK start address high byt( xpc8(xpc3]->parm(3] = TABLE3_.ADDR >> 8; 
xpc8[xpc3]->parm[4] = OxA9; /* PR4 - Acknowledgement timer Tl cot 
xpc8[xpc3)->parm[5] = Ox30; 
xpc8[xpc3]->parm[6] = Ox9E; 
xpc8[xpc3]->parm[7] = OxOO; 
xpc8(xpc3]->parm(8] = OxOO; 
xpc8(xpc3]->parm(9] = OxOl; 
xpc8[xpc3]->parm[10] = Ox65; 
xpc8[xpc3J->parm[ll] = 0x04; 









count low byte; here Tl= 3sec?? /* PR5 - N2 = 3; Tl count high byte= /* PR6 - Respsonse delay timer T2 cot byte; T2 here= 2.5 seconds /* PR7 - T2 timer count high byte /* PRB - Nl count low byte /* PR9 - Nl count high byte /* PRlO - Inactive link timer T4 
low byte here; T4 =10 sec. /* PRll - T4 timer high byte /* PR12 - Idle link timer T3 count lo, byte; T3 = 25 sec. /* PR13 - T3 timer count high byte /* PR14 - Link Transmit command addre~ /* PRlS - Link Transmit response addrf /* PR16 - Extra flag count 





















ini t_table () 
{ 
ini t_table () 




Builds the data buffers starting at BUFFER_ADDR (defined in globs.h). Disables and clears the 
corresponding e~ement bits . 
/* assume 16 bit unsigned integer holds buffer address*/ unsigned int buff_addr; 
inti, table; 
















= 0; 1 <= 7; i++) 
/* Transmit Buffer Table*/ 
/* disable and clear the corresponding TLOOK element 
tables table ->tlook_element i .brd~ = DISABLE; 
tables table ->tlook_element i .nae = DISABLE; 
tables table ->tlook_element 1 .ack = DISABLE; 
tables table ->tlook_element 1 .tcntlow = Ox26; 
tables table ->tlook_element 1 .tcnthigh = OxOO; 
tables table ->tlook_element 1 .tsalow = buff_addr; 
tables table ->tlook_element 1 .tsahigh = buff_addr > 
buff_a dr = buff_addr + BUFF _size; 
= O; i <= 7; i++) 
/* point to the 1th Rlook element of TABLE*/ 
/*.disable and clear the corresponding RLOOK element' 
tables[table ->rlook_element[i) .frcmp = DISABLE; 
tables table ->rlook_element i .rcntlow = OxOO; 
tables table ->rlook_element i .rcnthigh = OxOO; 
tables table ->rlook_element i .rsalow = buff_addr; 
tables table ->rlook_element i .rsahigh = buff_addr > 
tables(table ->rlook_element 1 .recrdy = ENABLE; 
buff_addr = buff_addr + BUFFER_size; 
/* add buffer for TXID element*/ 
buff_addr = buff_addr + BUFFER_size; 
/* add buffer for RXID element*/ 




























XPCl, XPC2, XPC3 are define to specific-areas of memor 
defined in typedefs.h. 
set.J:>rdys() ,,. { 
/* all xpc all brdys*/ 
int table, i; 
for ( table - O; table -
{ 
< 3; 













































XPCl, XPC2, XPC3 are define to specific areas of memo'. 




xpc8txpcl]->cmd = Ox8d; 
xpc8 xpc2J->cmd = Ox8d; 
xpc8 xpc3]->cmd = Ox8d; 
print!!" after Ox8d write to 
print!" after Ox8d write to 



















** FILE ID: $HOME/tutor/68k/lib/txmpkts.c 
** 
** Description: Transmit packets are set u1 at addresses which 
** are defined in the tlook e emen~s (transmitter 
** lookup table). Here is where we force the packets at 
** the addresses defined in the function init_table(). 
** 
** Functions: txmpkts () 
** strcpy () 
** 
** Memory: The area defined in the tlook elements, the transmit 





unsigned char buff; 
/*XPC3 transmit ackets */ 
strcpy char* Ox8600 "This is packet 0 from XPCl" . I I 
strcpy char* Ox8700 "This is packet 1 from XPCl" . I 
' strcpy char* Ox8800 "This is packet 2 from XPCl" . I 
' strcpy char * Ox8900 "This is packet 3 from XPCl" . I I 
strcpy char * Ox8a00 "This is packet 4 from XPCl" . 
' 
I 
strcpy char * Ox8b00 "This is packet 5 from XPCl" . I I 
strcpy char * Ox8c00 "This is packet 6 from XPCl" . 
' 
I 
strcpy char * Ox8d00 "This is packet 7 from XPCl" . I I 
/*XPC2 transmit ackets */ 
strcpy char* Ox9800 "This is a packet 0 from XPC2" . I I 
strcpy char* Ox9900 "This is a packet 1 from XPC2" . I 
' strcpy char * Ox9a00 "This is a packet 2 from XPC2" . I 
' strcpy char * Ox9b00 "This . a packet 3 from XPC2" l.S . I 
' strcpy char* Ox9c00 "This is a packet 4 from XPC2" . I 
' strcpy char* Ox9d00 "This . a packet 5 from XPC2" l.S . I I 
strcpy char * Ox9e00 "This is a packet 6 from XPC2" . I I 
strcpy char * Ox9f00 "This is a packet 7 from XPC2" . I I 
/*XPC3 transmit ackets */ 
strcpy char * OxaaOO "This is a packet 0 from XPC3" . I 
' strcpy char * OxabOO "This • a packet 1 from XPC3" lS • 
' ' strcpy char * OxacOO "This is a packet 2 from XPC3" . , 
' strcpy char * OxadOO "This • a packet 3 from XPC3" l.S . , 
' strcpy char* OxaeOO "This is a paclfet 4 from XPC3" . I 
' strcpy char * OxafOO "This is a packet 5 from XPC3" . 
' ' strcpy char * OxbOOO "This is a packet 6 from XPC3" . I I 
strcpy char* OxblOO "This . a packet 7 from XPC3" 1S . I I 
} 
strcpy(s, t) /* copy t to s */ 
char *s, *t; 
{ 
} 














































Initialization routines for the T7102 device,· 
and the parameter registers. Build TLOOK tab!'es, 









































Xpc8(] is define to specific areas of memory, 





printf("SET XPC257S->cmd to Ox82\r\n"); 


































Xpc8[] is define to specific areas of memory, 






/* initialize the parameter registers*/ 
/* xpcl */ 
} 
XPC2575->parm(O] - OxOO; /* PRO - Loopback and echo bits off -
XPC2575->parm [2] - 0x04; /* PRl - Modulus 8, parity disabled, -
flags when disc, no counter int, no 
16-bit CRC, X.25 mode*/ 
/* PR2 transmit window size= 7 
XPC2575->parm[4] - 0x03; 
/* PR3-5 - TOOK start address*/ 
XPC2575->parm[6] = TABLE_ADDR & Oxff; 
XPC2575->parm(8] = TABLE_,ADDR >> 8; 
XPC2575->parm(10) = TABLE...ADDR >> 16; 




XPC2575->parm[16) - Ox98; 
XPC2575->parm[18] - Oxle; 
XPC2575->parm[20] - OxOO; 
XPC2575->parm 22~ = OxOS; XPC2575->parm 24 = OxOl; 
XPC2575->parm 26] = 0x03; 
XPC2575->parm 28] - Ox42; 
XPC2575->parm(30] - Ox20; 
-
/* PR6 - Respsonse delay timer Tl co1 
byte; */ 
/* PR7 - Tl timer count high byte; 
retransmission counter*/ 
/* PRS - T3 count low byte 
/* PR9 - T3 count high byte; interfr, 
flag fill*/ 
/* PRlO - Nl -low byte*/ 
/* PRll --Nl high byte*/ 
/* PR12. - Transmit command address * / 
/* PR13 - Transmit response address•, 
/* PR14 - Byte order= Motorola 
OMA; Limit*/ 
/* PRlS - BPChar; Header; Byte mode 
UNFCTL */ 











ini t_table () 
Build the TLOOK tables. Define the Tlook elements and 






















Builds the data buffers starting at BUFFER_ADDR (defined in globs.h). Disables and clears the 





/* assume 16 bit unsigned integer holds buffer address*/ 




buff_addr = BUFF_ADDR2575; 
for ( i = O; i <= 7; i++) 
{ 
}; 
/* Transmit Buffer Table*/ 
/* disable and clear the corresponding TLCX>K element*/ 
TABLE..!2575->tlook_2575[i] .brdy = 0; 
TABLE_2575->tlook_2575[1] .resd 7 O; TABLE_2575->tlook_2575[1] .nack = DISABLE; 
TABLE_2575->tlook_257S[i] .ack = DISABLE; 
TABLE_2575->tlook_2575[i] .tcntlow = Ox26; 
TABLE_2575->tlook_2575[i] .tcnthigh = OxO; 
TABLE_2575->tlook_2575[i] .tsalow = buff_addr; 
TABLE_2575->tlook_2575[i] .tsamid = buff_addr >> 8; 
TABLE_2575->tlook_2575[1] .tsahigh = buff_addr >> 16; 
buff_addr = buff_addr + BUFFER_si~; 
for ( i = O; i <= 7; i++) 
{ 
}; 
/* point to the ith Rlook element of TABLE*/ 
/* disable and clear the corresponding RLOOK element*/ 
TABLE_2575->rlook_2575[i] .frcmp = 0; 
TABLE_2575->rlook_2575(1] .badid = O; 
TABLE_2575->rlook_2575[i] .rcntlow = OxOO; 
TABLE_2575->rlook_2575[i] .rcnthigh = OxO; 
TABLE_2575->rlook_2575[i] .rsalow = buff_addr; 
TABLE_2575->rlook_2575[i] .rsamid = buff_addr >> 8; 
TABLE_2575->rlook_2575[i].rsahigh = buff_addr >> 16; 
TABLE_2575->rlook_2575[i] .resd = OxO; 
TABLE_2575->rlook_257S[i] .recrdy = ENABLE; 
buff_addr = buff_addr + BUFFER_size; 
/* add buffer for TXID element*/ 
buff_addr = buff_addr + BUFFER_size; 
/* add buffer for RXID element*/ 



































XPCl, XPC2, XPC3 are define to specific areas of memo 





/* set all xpc2575 brdys */ 
inti; 
for ( i = O; i <= 7; i++) 
{ 




























XPC_2575 is define at s areas of memory, 
defined in typedefs.h. ~~ 
_cmd () 
{ 
XPC2575->cmd = Ox8d; 























Contians routines for printin~ out the 
status registers of the XPC-8 s. 
Reads the xpc-8 status registers and 
writes the value to the screen . 
Expects init_structs() to set up the address 
dependences for xpc8[]. These are the physical 
98. 










addresses of the xpc-8's. Thus xpc8[] is an array 






for ( i = O; i <= 32; i = i + 2) 
-
{ 
printf("xpc2575->parm[%d] = %x\r\n ",i, XPC2575->parm[i]); 
} .. 
printf("\r\nSTAlUS REGISTERS\r\n"); 
for ( i = O; i <= 28; i = i + 2) 
{ 






















Transmit packets are set up at addresses which 
are defined in the tlook elements (transmitter 
lookup table). Here is where we force the packets at 
the addresses defined in the function init_table(). 
The area defined in the tlook elements, the transmit 
data buffers N(s)=O through N(s)=7. 
_txmpkts () 
{ 
unsigned char buff; 
J 
/* XPC2575 transmit packets*/ 
strcpy char* Oxc600, "This is packet O from XPC2575" ; 
strcpy char* Oxc700, "This is packet 1 from XPC2575" ; 
strcpy char• Oxc800, "This is packet 2 from XPC2575" ; 
strcpy char* Oxc900, "This is packet 3 from XPC2575" ; 
strcpy char• OxcaOO, "This is packet 4 from XPC2575"; 
strcpy char* OxcbOO, "This is packet 5 from XPC2575" ; 
strcpy char* OxccOO, "This is packet 6 from XPC2575" ; 












* Initialize the 9519 interrupt controller • 
********************************************************* 
*/ 












/* reset 9519 */ 
/* mode reg; interrupt active low 
- Oxa9; /* arm chip*/ 
-
- OxcO; /* preselect auto-clear reg.*/ 
Oxff; /* clear pending irq */ 
USR_9519->command - Oxe4; /* load vector map ireq 4 */ 
USR_9519->data = Ox45; /* vector for PCBP addr - OxllO */ -
USR_9519->command - OxeS; ·/* load vector map ireq 5 */ 
USR 9519->data = Ox44; /* vector for PCBP addr = OxllO */ 
-
USR_9519->command - Oxe6; /* load vector map ireq 6 */ 
USR_9519->data = Ox43; /* vector for PCBP addr - OxllO */ -
-
-USR_9519->command Oxe7; /* load vector map ireq 7 */ 









/* clear all irr bits. */ 
/* presel int. mask reg. */ 
/
0
* unmask IREQ4 through IREQ7 * / 
********************************************************* 
* Turn off the 9519 interrupt controller * 














/* presel int. mask reg. */ 










/* initialize structures to array of pointers'*/ 
printf("init_structs()\n"); 
init_structs(); 
/* initialize the ports for the 8255 device*/ 
printf("init_8255()\n"); 
init_8255(); 
/* initialize the upper address bits for the XPC-8 */ 
printf("init_up_add_bit()\n"); 
init_up_addJ:>it(); 
/* place in memory some packets*/ 
printf("txmpkts()\n"); 
txmpkts(); 
/* initialize the XPC parameter registers*/ 
printf ("initialize_)CPCS()\n"); -
init1alize_)CPC8(); 
/* initialize the TLOOK tables*/ 
printf("il'lit_table()\n;"); 
init_table(); 








/* set brdys bit in ~c for buffer ready*/ 
printf("setJ:>rdys()\n'); 
setJ:>rdys(); 
/*setup command reiister for send*/ 
printf("init_cmd()\n ); 
init_cmd(); 
/* dump all status registers on the XPC's */ 
printf("dump_sta()\n"); 
dump_sta(); 













I ' 1. 
.., ' 












MC68000 monitor modified tor XPC Tutor board 
by Michael R. Kost Jr. 
August 1986 
.text 
putchr = OxeOOO 
getchr = Oxe004 
putchrm = Oxe008 
getchrm = OxeOOc 
!Modem queues 
MXM1HEAD = Oxe010 
MXMTTAIL = Oxe014 
MRCVHEAD = Oxe018 
MRCVTAIL = OxeOlc 
I*** terminal queues (Tl) 
TXM1HEAD = Oxe020 
TXMTTAIL = Oxe024 
TRCVHEAD = Oxe028 
TRCVTAIL = Oxe02c 
BUFPTR = Oxe030 
intrchar = Oxe034 
tslshflg = Oxe035 
editflg = Oxe036 
lineflg = Oxe037 
eolchar = Oxe038 
killchar = Oxe039 
resetflg = Oxe03a 
topstack = Oxe03c 
• 
**************************NOTE********************************• 
* Since the C compiler, as presently customized, expects to pick up.' 
* the vectors to the UPUTCHR, UGETCHR and CHKCHR routines from the low 
* RAM locations of Ox440, Ox444 and Ox448 respectively, we will have to 
* put the locations of those routines into the ROM at Ox440, Ox444 
* and Ox448 "manually", and the following 3 RAM vectors will not be 
• used by the C compiler to find the routines. 
• The ROM code will have to start at a higher address, OxSOO. 
* -- mrk 8/7/86 
********************************************************************* 
IC compiler vectors not assigned here but in ROM Vectors 
IUPUTCHR = Ox440 **** uputc: 
IUGETCHR = Ox444 **** ugetc: 
ICHKCHR = Ox448 
pausflg = OxeOSO 
rawflag = Oxe051 
exformt = Oxe052 
' buffer= Oxe600 
I*** MODEM buffers 
MRCVBUF = Oxe400 
MXMTBUF-= OxeSOO 
I*** TERMINAL O buffers 
• 
.. 
I Flag set when.Cntl-S typed ttl.,eause output 
I Set to 1 when no local Cntl-S/Q control 
I set when loading/saving in extended address 
I Intel format 
l03~ 
It 
~, I' .• 
\ 
TRCVBUF = Oxe200 
TXMTBUF = Oxe300 
KEYBUF = Oxe600 











1······································································ I* end of defines 
1···········~·························································· 
I * • * * •·• * • * * * * * • * • * * * * • * • * * • * * * • • * * • * * * * * * * • * * • * * * * * • • * • * * * • * * * • * * * * * * * • 
!The assembler from Murry Hill(a68) (in $HOME/assembler/68k) is a relative 
!assembler therefore we must find where the address of our interrupt jroutines are by executing this code then searching the .data section 
lfor these interrupt service routines so we can load these addresses 
!into the proper vector location in ROM. These are here to remind us 
Ito which service routine we need to attach to which vector. 
!This is code that NEVER should(or could) be executed. 
I * * • • • • * • * * * * • * • • • • * • • * * * * • • * • • * * * * * * *.* * * * * * * * * • * * * • * * • • * * * • * * * • • * • • • * * 









lea pc@(uninit} ,aO 
movl a0,0x00003c 
lea pc@(duartlint),aO 
movl aO,OxOOOlOO !First "user" interrupt vector, No. 40 
*** use when install 2nd duart 
lea pc@(duart2int),a0 
movl a0,0x000104 !Second "user" interrupt vector, No. $44 
*** End of interrupts 
These vectors are in ROM on the so we don't need this code 





... movl aO,CHKCHR 
*** END of ROM vectors*** 
!********************************************************•**************** 
!************************************************************************* 
I ******** START OF ROM ******* 
!****************************.********************************************** 
!************************************************************************* 














I Disable interrupts if doing software reset 
























c b a,a()@ 
bes und 
m vb 
br raml op 
endfound: mov a7 










lea pc@(sysmsg) ,aO 
bsr crlfmsg 
mainst: lea pc@(putcm),a3 
movl a3,putchrm 
lea pc@(getcm) ,a4 
movl a4,getchrm 














mainlp: lea pc@(prmptmsg),aO 
bsr crlfmsg 




br s mainlp 
intrpt: movb aO@+,dO 
bnes init 
rts 
init: bsr upconv 
lea pc@(tblend),a2 
lea pc@(cmndtbl),al 










where RAM starts 
Save byte there now 
I Initialize stack pointer 
I Save top of stack pointer 
I Initialize DUARTs I If flag not 55 then interrupt cold starts 
I Set default kill char to Cntl-X 
I Set default end,of line char to <CR> 
Check to see if topstack probably valid 
Do total reset if system RAM was overwritte; 
Reinitialize stack pointer 
Mask out interrupt level bits 









found: addql i2,al 
movl al@,al 
jmp pc@(O,al:L) 
notfnd: lea pc@(ntfndmsg),aO 
bsr msg 
rts 









andb IOx fb, cc 
rts 








dlmchk: bsrs endchk 
~ ..... 
hexdone: rts 
endchk: tstb dO 
beqs end 









goodrt: orb #4,cc 
rts 







nogood: andb IOxfb,cc 
rts 




andb toxd f, dO 
noconv: rts 
crlfmsg: bsr prnl 
msg: movb a()@+, dO 




chrloop: jsr a6@ 
cmpb 18,dO 




































cmpb ttOx7 f, dO 
bees chrloop 
cmpb ttOxSc,dO 














bsrs itoa jsr aS@ 
movb sp@(l),dO 

































'I • '. ,, .• 
• 
I prints byte in dO 
Prints word in dO 
save dO 
I Prints longword in aO 
( 
( 










afeonv: addb 10x~7,d0 
rts ._\ pr2~: bsr prlsp ,~,. 
prlsp: movw sr,sp@-
. movl dO, sp@-












movb #OxOd,dO jsr aS@ 















movb IOxSe,dO jsr as@ 
movb sp@(l),dO 
orb #Ox40,d0 
prnt: jsr aS@ 
movw sp@+,dO 
movw sp@+, sr 
rts 
prnrm~: bsrs prlsp 
bras prnt 
· lstfld: bsr gethex 
bnes lstend 
























prnladr: bsr prnl 





getnxt: jsr a6@ 
cmpb iOxOd,dO 
bnes hexchk 
stochk: tstb d2 
beqs incadr 
movb dl , a(Xg) 
incadr: addql 11,aO 
bras prnladr 














decadr: subql #1,aO 
bras prnladr 















findend: movb aO@+,dO 
bnes findend 
bra prnladr 
quitchk: cmpb iOxSl,dO 
bnes errout 
edone: moveml sp@+,t0x0107 
movw sp@+,sr 
rts 
errout: bsrs errmsg 
bra prnladr 






























































stdwrit: clrb exformt 









movl 116, d2 y 






















convert to uppercase 
is char 8' 'X' ? 
no, then ~o a standard Intel format write 
yes, set extended format flag 
move pointer past the 'X' 
clear the extended format flag 
start-> d3, length-> d4 
Disable Channel B (modem) receiver . 
put length in d2 
is length> 16 bytes? 
if<= 16 just use length as record length 
else record length will be 16 bytes 
start checksum 
I add in to checksum 
I add in to checksum 


















movb iOxOd,dO jsr aS@ 
movb i0x2a,d0 jsr a3@ 
subl il6,d4 
bhis wrtloop 
movb i0x3a,d0 jsr aS@ 
movb 10,dO 
movb #6,d2 
outzero: bsr prbyte 
subqb ll,d2 
bnes outzero 
movb #OxOd,dO jsr aS@ 
movb #4,dO jsr aS@ 
e a3,a5 












stdload: clrb exformt 





offset: movl #0,al 
movb #OxOd,dO jsr a3@ 






badload: lea pc@(bdldmsg),aO 











I last line when it falls thru to here 
' 
Enable Channel B (modem) rece~ver 
_... 
convert char to uppercase 
is it an 'X' ? 
no, just load standard Intel format 
yes, set extended address format flag 



























addoffs: addl d2,al 
bsrs getbyte 
o tstb dO 
bnes badtype 








movb #Ox2a,d0 jsr aS© 
bras f indbgn 
bdchksm: lea pc@(chksmsg),aO 
bras prmsgad 
. bad type: lea pc@ (typemsg) , aO 
bsr crlfmsg 
rts 
getbyte: jsr a4@ 
bsr valdhex 
bnes berr 











is length of this recor~ == 0? yes, then end the load 
number of bytes to load in this line 
are, we supposed to look for extended 
addl"'ess format? 
., 
no, then go add the offset to the address 
add above left result in al, not dO first 16 bits of address are now in high par !nit to get next byte 
get third byte of address put third byte in correct position 
save address with 3 bytes in al !nit to get last byte 
get fourth byte of address 
add in fourth byte to other 3 in al 
add the offset 





I start-> d3, length-> d4 
mexit: bsr badarg 
rts 
gtadr2: bsr lstfld 
bnes mexit 







I get "to-address" in d2 
I dest: 
















disasmbl: bsr lstfld 
bne badarg 
movl d2,a2 
























load a2 with address to start disassembly 
get a char from the monitor 
save d0,dl,d2,d3,d4,a0,al,a3,a6 on stack 
keep pointer to variable storage stack spacE 
prints@ al and inc's it 
mark end of buffer 
prints dO as long to buffer~ al 
a3 will point to opcode field 
dl holds opcode 
prints dO as word to buffer@ al 
I al now set up to print other words of this instruction bsrs propcode 
movl a7,al 
outloop: movb al@+,dO 
beqs disdone jsr aS@ 
bras outloop disdone: movb 4t0x0d,d0 jsr aS@ 








cmpw i0x003c,dl bne orsr 
lea pc@(ormsg),aO 
ccimm: bsr dmsg 
bsr dotb 
bsrs prbytimm 
lea pc@(ccmsg),aO bsr dmsg 
rts 




I restore a6,a3,al,a0,d4,d3,d2,dl,d0 from stac 
I d2 now has upper nibble 
113. 













orsr: c111pw t0x007c, dl 
bnes andcc 
lea pc@(ormsg),aO 
sr imm: bsr dmsg 
bsr dotw 
bsrs prwdimm 
lea pc@(srmsg) ,aO 
bsr dmsg 
rts 
andcc: cmpw 10x023c,dl 
bnes andsr 
lea pc@(andmsg) ,aO 
bra ccimm 
andsr: cmpw #Ox027c,dl 
bnes eorcc 
lea pc@(andmsg) ,aO 
bras srimm 
eorcc: cmpw 10x0a3c,dl 
bnes eorsr 
lea pc@(eormsg) ,aO 
bra ccimm 
eorsr: cmpw #0x0a7c,dl 
bnes chkbit8 
lea pc@(eormsg) ,aO 
bras srimm 









lea pc@(movepmsg) ,aO 
bsr dmsg 
bsr dotw 





alll09: movb #Ox41,a3@+ 
bras reg11109 
dl1109: movb #Ox44,a3@+ 














' 'I ,$ 
I ' ' 
get bits 5,4,3 
= 001? 







print data reg in bits 11,10,9 
'A' 
'D' 
.. ' ... ,, 
' , 









movb 4t0x20, a3@+ 













lea pc@(tstmsg) ,aO 






dyn 1 : cmpw t0x0040, d 3 
bnes dyn2 
lea pc@(chgmsg) ,aO 
bras bitaddr 
dyn 2 : cmpw t0x0080, d3 
bnes dyn3 
lea pc@(clrmsg) ,aO 
bras bitaddr 
dyn3: lea pc@(setmsg) ,ao 
bras bitaddr 








lea pc@(tstmsg) ,aO 




statl: cmpw i0x0040,d3 
bnes stat2 
lea pc@(chgmsg) ,aO 
bras bitstat 
stat2: cmpw i0x0080,d3 
bnes stat3 
lea pc@(clrmsg) ,aO 
bras bitstat 
stat3: lea pc@(setmsg) ,ao 
bra~ bitstat 
tryimmO: cmpw i0x0000,d3 
bne¥ andimm 
lea'pc@(ormsg) ,aO 








' ' I 
, B' 




























cmpimm: cmpw #OxOcOO,d3 
bne badop 
lea pc@(cmpmsg) ,aO 
bras immea 
cmpl: cmpb #l,d2 
bnes cmp2 
lea pc@(movmsg) ,ao 
bsr dmsg , 
bsr dotb 
movb #0, a6@(127) 












cmp3: cmpb #3,d2 
bnes cmp4 












I see if upper nibble= 1 
I set size flag to O for byte 
I set size flag to 2 for long 
I set size flag to 1 for word 
I Here if was O - for NEGX 
movw dl,d3 




lea pc;@l(movfsr) ,ao 
bsr dmsg 
, bsr prea 
rts 











I . ' )' 


















movb #Ox20,a3@+ ' ' 
bsr prea 




neg: lea pc@(negmsg),aO 
bsr prsizea 
rts 






I Here if Move to SR instruction 
lea pc@(movmsg) ,aO 
bsr dmsg 
bsr dotw 
movb #Ox20,a3@+ ' ' bsr prea 
• • movb #Ox2c,a3@+ 
' lea pc@(srmsg),aO 
bsr dmsg 
rts 











• ' spcdreg: movb #Ox20,a3@+ I 
dreg: movb #Ox44,a3@+ I 'D' , ... bsr prregnum 
rts 






tryextl: cmpw tOxOOcO,d3 
bnes seenbcd 












seenbcd: andw 10x00c0,d3 
bnes trypea 
lea pc@(nbcdrnsg) ,ao 








movtoea: cmpw 10x0080,d3 
bnes movtoeal 
lea pc@(movemwms),aO 




movtoeal: cmpw 10x00c0,d3 
bne badop 
lea pc~(movemlms) ,ao 
bras movto 















trytas: lea pc@(tasmsg),aO 
bra· mspcea 







lea pc@(movemwms) ,ao 









bsr r~sonly · J 
rts 1 
mvfrmeal: lea pc@(movemlms),aO 
bras movfrm 












,, ., .•. 
• 
I ' ' 
t • 






save register list 
EA word follows register list 
. ' 
I 
get register list back in dO 

















bsr dmsg t 
• 
movb 10x20,a3@+ I t 
movb tOx23,a3@+ I '* t 
movw dl,d3 
andw tOxOOO f, d3 
cmpb t9,d3 
bles digit2 
movb 10x31,a3@+ I '1. 
subb il0,d3 t 
digit2: addb i0x30,d3 ' 
movb d3,a3@+ 
rts 




lea pc@(linkmsg) ,aO 
bsr dmsg 
bsrs spcAreg 
' • movb i0x2c,a3@+ I 
' 
immop2: movb i0x23,a3@+ I . *' 
movb IOX24,a3@+ I • $. 
wordimm: movw a2@+,d0 
bsr prworddO 
movb i0x20,al@+ ' ' 




seeunlk: cmpw iOXOOS8,d3 
bnes seemovu 
lea pc@(unlkmsg) ,aO 
bsr dmsg 
I spcAreg: movb #Ox20,a3@+ 
I t • \· 




seemovu: cmpw i0x0060,d3 
bnes movfrmu 
le~ pc@(movmsg),aO 
bsr drns1 bsr dot 
bsrs spcAreg 
movb #Qx2c,a3@+ ' ' I 
lea pc@(uspmsg) ,aO 
bsr dmsg 
rts 
movfrmu: cmpw l()x0068,d3 
bnes seenop 
lea pc@(movmsg) ,aO ---------
bsr dmsg 
bsr dotl 




movb i0x2c,a3@+ I ' 
' bras prAreg 













lea pc@(nopmsg),aO bsr dmsg 
rts 
















seetrapv: cmpw #Ox4e76,dl 
bnes seertr 
lea pc@(trapvmsg),aO bsr dmsg 
rts 



















lea pc@(chkmsg),aO bsr mspcea 
bra comaD 
chklea: cmpw #0x0lc0,d3 
bne badop 
lea pc@(leamsg),aO bsr mspcea 
bra comaA 



























commaea: movb 10x2c,a3@+ 
bsr prea 
rts 






eightq: movb 1Qx38,a3@+ 
rts 
dosubq: lea pc@(submsg),aO 
bras addsubq' 





condea: bsr prcond 
movb #Ox20, a3@+ 
bsr prea 
rts 







seecondl: cmpw #0x0100,d3 
bnes regcond 
l~a pc@(bramsg),aO 
dbccmsg: ~sr dmsg 
btas enddbcc 
',regcond: l:>sr prcond 
enddbcc: bsr spcdreg 
movb #Ox2c,a3@+ 
bras longdisp 






















longbr: movb #Ox20,a3@+ 
longdisp: movb.,At()x5b,a3@+ 














I ' t 
'D' 
'B' 




Calculate address from 16 bit displacement 
Check displacement 
I ' , 
I ' [ , 
I '$ ' 
I extend byte to word 
I extend to long value 
'] t 
t ' 

























brcond: movb *Ox42,a3@+ 
bsr prcond 
bras branch 










comaD: movb #Ox2c,a3@+ 
bra dlll09 













door: lea pc@(ormsg),aO 






ore a : movb #Ox20, a 3@+ 
bsr prea 
bras comaD 





chkor2: cmpw t0x0080,d3 
bnes chkor4 
, bsr dotl 
movb i2,a6@(127) 
bras orea 









I , ] , 
'B' 
I MOVEQ instruction has bit 8 clear 
• 
122 • 
' ' I 
Get op-mode 
set size flag to byte 
I t 
' I 
I set size flag to word 
I set size flag tolong 
I set size flag to byte 
. I I I 












chkor6: cmpw 4K)x0180,d3 
bne badop 
bsr dotl 
movb 12, a6@(127) 
bras ordnea 
. dodi vu: lea pc@ (divumsg) , aO 
msgeadn: bsr mspcea 
· bra comaD 
dodivs: lea pc@(divsmsg),aO 
bras msgeadn 
dosbcd: lea pc@(sbcdrnsg),aO 
bsr dmsg 





sbcdadd: lea pc@(negparA) ,aO 
bsr dmsg 
bsr prregnum 

























dosub: lea pc@(submsg),aO 
bra opmode 







subalng: bsr dotl 
movb 12, a6@(127) 
subaea: movb 10x20,a3@+ 
bsr prea 
comaA: movb i0x2c,a3@+ 
bra a11109 





set size flag to word 
I This instruction not needed for OR only oth 
set size flag to long 
I I 
uses predecrement addresssing mode if 1 
I ) I 
I I 
, 
I ' ) ' 
I get op-mode 
-
I Print out either Dn,Dn or predecrement addr! 
set size flag to word 
I set size flag to long 
I • • 
































cmpalng: bsr dotl 
movb t2,a6@(127) 
cmpaea: movb 10x20,a3@+ 
bsr prea 
bra comaA 








movb 10x28, a3@+ 
bsr prAreg 
lea pc@(parplus),aO 


































set size flag to word 
I set size flag to long 
I ' ' 
' ' 
' ( ' 
')+, (' 
I ' ) .. 
I ' + , 













doand: lea pc@(andmsg),aO 
bra opmode 
domulu: lea pc@(mulumsg),aO I 
... bra msieadn 
domuls: lea pc (mulsmsg),aO 
bra msgeadn 
chkexgad: movw dl,d3 
andw 10x0038,d3 • 
bnes chkexga 
\ lea pc@(exgmsg),aO bsr dmsg .. 
bsr dl1109 
commaD: movb 10x2c,a3@+ I ' I ' bra dreg 





commaA: movb #Ox2c,a3@+ I I I bra prAreg ( 









cmp13: cmpb #13,d2 











doadd: lea pc@(addmsg) ,aO 
' bra opmode ) 





movb 11, a6@(127) set size flag to word bras addaea 
addrl: bsr dotl 
movb #2,a6@(127) I set • flag to long size 
addaea: movb IOx20,a3@+ I I I bsr prea 
bra comaA 



















•'i •' .. 
bra dpredec 















left: movb #Ox4c,a3@+ 





datshft: movb 10x20,a3@+ 
bsr d11109 
bra cormnaD 
rtypel: cmpw #0x0008,d3 
bnes rtype2 
lea pc@(lsmsg) ,aO 
bras shftmsg 
rtype2: cmpw #0x0010,d3 
bnes rtype3 
lea pc@(roxmsg) ,ao 
bras shftmsg 
rtype3: lea pc@(romsg),aO 
bras shftmsg 









memleft: movb #Ox4c,a3@+ 














mtype3: lea pc@(romsg),aO 
bras memmsg 

























prnspc: tstw dO 
beqs prndon 




























model: cmpw #OxCXX>8,d2 
bnes mode2 
bra prAreg 
mode2: cmpw #0x0010,d2 
bnes mode3 













modeS: cmpw #0x0028,d2 
bnes mode6 




















get back original to check other bits 
mask to read "mode" 
check for mode= 1 
check for mode= 2 
' ( ' 
' ) ' 
check for mode= 3 
I '+ , 
' - ' 
~rfnt word used in bytes field 
'$' 
? should print 
' ' 
' $ ' 





I'> - . 
bsr prbytedO 
exg al, a3 
. movb 4t()x28,a3@+ 
bsr prAreg 
prindex: movb 4K)x2c,a3@+ 





adrindex: movb tOx41,a3@+ 









lngindex: bsr dotl 
clospar6: movb #Ox29,a3@+ 
rts 
















































I print displacement 
I 
I look 
t ( ' 
' t , 
at other bits 
Address register used as index if bit 15 se1 
'D'ata register if zero 
'A' 
save copy of word in d3 
mask off register bits 
I print register number used for index 
I size of index register used is long if 1 
' ) ' 
I get back original opcode word 
I get 'register number' field 







reg = 1 ? 




save half address in upper part of dO 
' ' 
' $ ' 
reg= 2? 
' [ ' 
'$ ' 





























restala3: exg al,a3 
rts 












badmode7: lea pc@(questmsg),aO 
bsr dmsg 
rts 






I • ' 
I • $ • 
I reg= 4? 
I '*, 
I ' $ ' 
t ' 
get size flag 
• 
restore to originals for printing 
' ' 
/I'· ..... _ ···-
bra prea 
I the mode and register 
I now.that dl has been fudged to contain 
in correct place go print just like source EA 


































I t t . 
I 'W' 
I I ' . 
I 'LI 
I ' ' • 
I Is t 












sizelng: bsrs dotl 
movb 12, a6@(127) 
rts 






























preglist: movw a2@+,d0 
bsr prworddO 
movb #Ox20,al@+ 










yesregs: movb 18,d2 
movb #O,d3 




movb i0x2 f, a3@+ 
printA: movb #Ox41,a3@+ 
addb #Ox2f,d2 
movb d2,a3@+ 
subb #Ox2 f, d2 
addqb #l,d3 






I set size flag· to byte 
I set size flag to word 
I set size flag to long 
I ' ' 




t * I 
I $ I 
I I I 
- ·-~ 
I see if register list is empty 
I bit counter 












printD: movb tOx44,a3@+ 
addb t0x2f,d2 
movb d2, a3@+ 
subb 10x2 f, d2 
addqb #l,d3 









realreg: movb #8,d2 
movb #O,d3 





prntA: movb #Ox41,a3@+ 
addb #Ox2f,d2 
movb d2, a3@+ 
subb #Ox2 f, d2 
addqb #l,d3 
nxtadr: subqb #l,d2 
bnes addrlup 
movb #8,d2 





prntD: movb #Ox44,a3@+ 
addb #Ox2 f, d2 
movb d2,a3@+ 
subb #Ox2f, d2 
addqb #l,d3 
nxtdata: subqb #l,d2 
bnes datalup 
rts 





condl: cmpw #0x0100,d3 
bnes cond2 
movb #Ox46, a3@+ 
rts 














I see if register list is empty 





get condition code bits 
'T' 
I 'F' 





































cond12: cmpw 10x0c00,d3 
· bnes cond13 
lea pc@(gemsg),aO 
bras condmsg 








condlS: lea pc@(lemsg),aO 
condmsg: bsr dmsg 
rts 
hcom: movb IOxff,dO 
bras savflg 
ucom: clrb dO 
savflg: movw dO,sp@-
movb IOxff,rawflag 





beqs noecho jsr aS@ 
noecho: bsr putcm 
tryucm: bsr chkcm 
beqs comlp jsr aS@ 
bras comlp 






I Stop Cntl-S/Q from affecting local I/0 
.. 
I Restore local pause capability 
132,· 
\ 
help: lea pc@(helpmsg),aO 
bsr msg 
rts 
I*** initialize duartl ••• 
I*** write to odd address so to put byte in correct p
osition 
I*** -- mrk 













































Set Mode Register 1A 
Set Mode Register 2A 
Set CSRA for 9600 baud for terminal 
Set Aux. Control Register (ACR) 
Set Interrupt Mask(IMR.) for Channel A+B XMT 
Set Counter Upper Register 
Set Counter Lower Register 
Set Mode Register lB 
Set Mode Register 2B 
Set CSRB for 9600 baud for modem/download. 
Set interrupt vector-> $100 in memory 
Set Output Control Register (OPCR) 
Set Command Register A to enable XMIT and R
1 
Set Command Register B to enable XMIT and R• 
remove when duart2 installed 
Set Mode Register 1A 
Set Mode Register 2A 
Set CSRA for 9600 baud for terminal 
Set Aux. Control Register (ACR) 
Set Interrupt Mask(IMR) for Channel A+B XMT 
Set Counter Upper Register 
Set Counter Lowe?' Register 
Set Mode Register lB 
Set Mode Register 2B 
Set CSRB for 9600 baud for modem/download 
Set interrupt vector-> $104x in memory 
Set output Control Register 
Set Command Register A to enable XMIT and Rt 





I*** TERMINAL 1 GETC 
!***************************************************
******************** 
























I save aO,dl on stack *CHANGED 
I save current status word in d2 *ADDED 
tsave only current priority mask *ADDED 
I *CHANGED 
I Disable all maskable interrupts *CHANGED 
I put old priority level back *ADDED 
I Re-enable interrupts 
I restore a0,dl,d2 from stack *CHANCED 
'J 
• 








I*** MODEM GETC 
!*********************************************************************** 























getcmsta: movl aO,MRCVTAIL 
bras endgetcm 
I save a0,dl,d2 on stack *CHANGED 
lsave current status word in d2 *ADDED 
!save only current priority mask *ADDED 
!disable all maskable interrupts *CHANGED 
lput old priority--1evel back *ADDED 
!restore a0,dl,d2 *CHANGED 
I*********************************************************************** 
I*** TERMINAL 1 PUTC 
!*********************************************************************** 
putc: moveml #OxeOcO,sp@-




















dosto: movb dO,a(Xg) 
movl al,TXMlHEAD 





save d0,dl,d2,a0,al on stack *CHANGED 
save old status regester in d2 *ADDED 
save only the old priority level in d2 *ADD: 
Turn off all maskable interrupts *CHANGED 
I put back the old priority level *ADDED 
I enable interrupts again 
I loop till there is room in queue 













put back the old priority.level *ADDED 
enable interrupts again 
restore al,a0,d2,dl,d0 from stack *CHANGED 
I Enable Channel A (terminal) transmitter 
I*''******************************************************************** 
I * * * MODEM PUTC 
I***************************************************~******************* 
putcm: moveml iOxeOcO,sp@-
putcmwt: movw sr,dl 



















dostom: movb dO,ao:§) 
movl al,MXMTHEAD 










save dO,dl,d2,aO";al on stack *CHANGED 
I save old status register in d2 *ADDED 
I save only the old priority level in d2 *ADD] 
I Turn off all maskable interrupts *CHANGED 
.i 
put back the old priority level *ADDED 
enable interrupts again 
put back the old priority level *ADDED 
enable interrrupts again 
restore al,a0,d2,dl,d0 from stack *CHANGED 






















Make sure high byte is cleared 
See if direct or line input 
Go get directly if off 
Do we already have a buffer full? 
Yes, go get from buffer 
No, go get a buffer full 
Set lineflg since we now have buffe: 
Save current aO register 
Point aO to buffer 
get byte from buffer 
put inc'ed pointer back 
Newline char ? 































erase: cmpb #Oxff,dl 
beqs uchrloop 








seelf: cmpb #OxOa,dO 
bnes chkbslsh 
sendlf: bsrs uputc 
movb dO,al@ 
uexit: moveml sp@+,#0x0702 
rts 
chkbslsh: bsrs uputc 
cmpb #OxSc,dO 
bnes ustochr jsr aO@l 
bsr uputc 




backspc: cmpb #Oxff,dl 






I Yes, show buffer is empty now 
I Restore aO register 
I Save current aO register 
I Get address of getchr routine in aC 
I Make sure high byte of dO is clear 
I Get a cfteracter from the monitor 
I Check for end-of-line character 
I No, don't convert cnar. 
I Yes, convert to '\n' 
I Call "UNIX putchr" routine 
I Restore old aO value 
I Save dl,a0,al,a2 on stack 
I Point al to keyboard buffer 
I Also point BUFPTR to buffer 
I Maximum* of chars to get in buffer 
I Get address of getchr routine in aC 
I Get address of putchr routine in a2 
I Get a char. from the monitor 
I Check for-backspace 
Check for line kill character 
No, go check for end-of-line char. 
Any room to backspace on line? 
No, just go get another char. 
Load backspace character 
Print character using monitor 
Room for one more char in buffer no 
Move back buffer pointer 
And loop till done 
End-of-line character? 
No, check for linefeed 
Yes, convert to '\n' 
I Linefeed character, always EOL 
I No, go check for backslash 
I Call "UNIX putchr" routine 
I Put char in buffer 
I Restore dl,a0,al,a2 
Echo initial character 
Check for '\' 
No, just store character in buffer 
Yes, go get another character 
Echo new char just gotten 
Store char in buffer, inc pointer 
Room for one less character 
If non-zero then get more chars 
Yes, buffer full, return 
Room to backspace on line? 
No, just ignore backspace 
Yes, print backspace using monitor 
Room for one more char in buffer 
Move buffer pointer back one 
Go get more characters ,, 
I** This routine prints a character, doing UNIX style newline and 
I## carriage return translations on output 







I Pass address of putchr to outchar 
I Pass char to print to outchar 
I Print char, let outchar worry about 
I NL and CR translations 
I Restore character to dO 
\ 
',--










movl aO@,aO jsr ae@ 
movb iOxOa,dO 







I Get address off stack 
-
.. 
Get char to print passed on stack 
Save current aO register 
Is it a newline char? 
No, handle normally 
Yes, load a <Clt> to print first 
Get I/0 address passed on stack 
Get pointer from pointer 
Print out character 
Reload the linefeed char. to print 
Get I/0 address passed on stack 
Get pointer from pointer 
Print out character 
Restore aO 










Save dO,aO,al on stack 
I read interrupt status register 
Terminal receiver interrupt? 
Terminal transmitter interrupt? 
Modem receiver interrupt? 
Modem transmitter interrupt? 
bne mdmxmit 





















trmiend: movb Ox200CX)7,d0 
bras tend 
















I restore al,aO,dO 
I Buffer overflow 
I read byte from UART 




read byte to clear interrupt 
read byte from UART 
check for ... \ ... 





set interrupt level to 7 to turn all off 
Fudge return address 
restore al,aO,dO to get off stack 


















I Are we communicating with a remoter compute 
I Yes, then don't process Cntl-S or Cntl-Q! 




yes, set flag to pause.output 
Don't store Cntl-S in input buffer! 
was it a control-Q? 
I If pausflg wasn't set then ignore Cntl-Q 
I Clear flag to alld'w output to resume 
I Save dO,aO,al on stack 
movb a0@+,0x20CXX)7 I write data to UART 
To be absolutely safe you might want to check the status of the UART to 
see if Xmitter is empty, but since no one should be able to type a C
nlt-Q 


















savtxptr: movl aO,TXMTTAIL 
moveml sp@+,#Ox0301 
rte 
notrmxmt: movb #Ox08,0x2CXXX)5 
moveml sp@+,#0x0301 
rte 












mdmiend: movb Ox200017,d0 
bras mend 







savmxptr: movl aO,MXMTTAIL 
moveml sp@+,#0x0301 
rte 







Enable Channel A (terminal) transmitter 
restore al,aO,dO from stack 
Don't store Cntl-Q in input buffer! 
I Are we trying to pause the output stream? 
I Yes, stop output till flag gets cleared 
I write data to UART 
restore al,aO,dO 
Disable Channel A transmitter 
restore al,aO,dO 
Buffer overflow 
read byte from UART and store in buffer 
restore al,aO,dO 
Read byte to clear interrupt 
I write data to UART 
I restore al,aO,dO 
I 
I 
Disable Channel B transmitter 
restore al,aO,dO 









I • • * • • • • • *.:;.~··~ • • * • • • * • • • • * * * * • • * * • * * • • • • * • • • • • • • • • • • • • * * • * * • • • • • * • • • • * * * * * * * * * I*** INIT{~tizE DUART2 
,······~· ~; .....................••.....•................................... 
I********************************************************************* !********************************************************************* 
buserr: lea pc@(busmsg),aO busaderr: lea pc@(putc),aS 
movl aS,putchr 
bsr crlfms9 
btst 14,sp<gJ(l) I See beqs writmsg 
lea pc@(readmsg),aO bsr msg 
bras prbadadr . 
writmsg: lea pc@(writemsg),aO bsr msg 
prbadadr: movl sp@(2),a0 
b~r prlong 
lea pc@(procadmsg),aO bsr crlfmsg 
movb sp@(l),dO 
bsr prfc 
lea pc@(opcodmsg),aO bsr crlfmsg 
movw sp@(6),d0 
bsr prword 
lea pc@(badpcmsg),aO bsr crlfmsg 
if it was a read or write instruction *CliANGED I Zero for write, One for read 
I *ADDED 
I *ADDED I get byte containing function code *ADDED I print out deciphered function code *ADDED 
Get instruction that caused error Print it out in hex 
movl sp@(lO),aO 
subl 12,aO 
I get program counter where error occurred correct PC back to about start of instruction *ADDEI bsr prlong 






addrerr: lea pc@(addrmsg),aO bra busaderr 
illegal: lea pc@(illinmsg),aO 
excepmsg: lea pc@(putc),aS 
movl aS,putchr 
bsr crlfmsg 
lea pc@(fatalmsg),aO bsr crlfmsg 
lea pc@(mainst),aO 
movl aO, sp@(2) 
rtr 
divzero: lea pc@(zeromsg),aO 
bras excepmsg 
uninit: moveml tox80cO,sp@-







,/} "ltl · pc(~f(usedatmsg) , aO 
bras prfcmsg 





I set interrupt level to 7 to turn all off I Clean up exception info on stack 
I 
I 
Fudge return address 
Now return to fudged (mainst) address 
*** changed bras to bra 
Save dO,aO,al on stack 









print function code meaning *ADDED 
mask to get only Function Code *ADDED 














trysupd: cmpb 14,dO 
bnes trysupp 
lea pc@(supdatmsg),aO 
bras pr f cmsg 




tryintak: crnpb 17, dO 
bnes havbadfc 
lea pc~(intackmsg),aO 
bras pr f cmsg 
havbadfc: lea pc@(badfcmsg),aO 





















































' ? ' .
'H' 
tblend: .long hcom-monref 
sysmsg: . ascii "MC68CXX> Tutor 1. 7. l" 
.byte OxOd 
.byte OxOa 









prmptmsg: . asciz "TUTOR=> " 
ntfndmsg: .asciz "Command Not Found" 
bargmsg: . asciz "Bad or wrong I of args" 
error: .asciz "What do you really mean?" 
bdldmsg: . asciz "Bad load at " 
chksmsg: .asciz "Checksum error at" 
typemsg :· . asciz "File type mismatch" 










busmsg: .asciz "A BUS ERROR OCCURRED DURING A 
11 
addrmsg: .asciz "AN ADDRESSING ERROR OCCURRED DURING A" 
readmsg: .asciz "READ OF ADDRESS Ox" 
wr i temsg: . asciz "WRIT£ TO ADDRESS Ox" 
procadmsg: .asciz "PROCESSOR WAS ATrEMPTING TO" I *ADDED 
usedatmsg: .asciz "ACCESS USER DATA MEMORY II I *ADDED 
usepr(JIXlsg: .asciz "ACCESS USER PROGRAM MDIJRY 11 *ADDED 
supdatmsg: .asciz "ACCESS SUPERVISOR DATA MEMORY" I *ADDED 
supprgmsg: . asciz "ACESS SUPERVISOR PROGRAM MEMORY " I * ADDED 
intackmsg: .asciz "DO AN INTERRUPT ACKNOWLEDGE" I *ADDED 
badfcmsg: .asciz "ACCESS MEMORY WITH AN UNASSIGNED FUNCTION CODE !!"I *ADDED 
opcodmsg: .asciz "INSTRUCTION OPCODE (hex)=" 
badpcmsg: .asciz "PROGRAM COUNTER FOR ERRANT INSTRUCTION= Ox" 
illinmsg: ·.asciz "ILLEGAL INSTRUCTION DETECTED" · 
zeromsg: . asciz "ATl'EMPTED DIVIDE BY ZERO" 
fatalmsg: .asciz "FATAL ERROR - RETURNING TO MONITOR" 
badintms: .asciz "UNDECIPHERABLE INTERRUPT FROM DUARTl RECEIVED!" 
uninitms: .asciz "UNINITIALIZED VECTOR INTERRUPT RECEIVED!" 
questmsg: . asciz "????" 
ormsg: .asciz "OR" 
ccmsg: . asciz "CCR" 
movmsg: . asciz "MOVE" 
pcmsg: . asciz " (PC" 
srmsg: . asc iz "SR" 
andmsg: . asciz "AND" 
eormsg: .asciz "EOR" 
movepmsg: . asciz "MOVEP" 
tstmsg: . asciz "TST" 
chgmsg: . asciz "CHG" 
clrmsg: . asciz "CLR" 
setmsg: . asciz "SET" 
addmsg: . asciz "ADD" 
submsg: . asciz "SUB" 
cmpmsg: . asciz "CMP" 
negmsg: . asciz "NEG" 
negxmsg: . asciz "NEGX" 
mov fsr: . asciz "MOVE. W SR," 
notmsg: . asciz "NOT" 
swapmsg: . asciz "SWAP" 
extmsg: . asciz "EXT" 
nbcdmsg: . asciz "NBCD" 
peamsg: . asciz "PEA" 
movemwms : . asc iz "MOVEM . W" 
movemlms: . asciz "MOVEM. L" 
i l lmsg: . asciz "ILLEGAL" 
tasmsg: . asciz "TAS" 
resetmsg: .asciz "RESET" 
trapmsg: . asciz "TRAP" 
1 inkmsg: . asciz "LINK" 
unlkmsg: . asciz "UNLK" 
uspmsg: . asciz "USP" 
nopmsg: . asciz "NOP" 
stopmsg: . asciz "STOP" 
rtemsg: . asciz "RTE" 
rtsmsg: . asciz "RTS" 
trapvmsg: . asciz "TRAPV" 
rtrmsg: . asciz "RTR" 
j srmsg: . asciz "JSR" 
jmpmsg: . asciz "JMP" 
chkmsg: . asciz "CHK" 
leamsg: . asciz "LEA" 
himsg: . asciz "HI" 
lsmsg: . asciz "LS" 
hsmsg: . asciz "HS ICC) " 
lomsg: . asciz "LO CS)" 









eqmsg: . asciz "EQ" 
vcmsg: . asciz "VC" 
vsmsg: . asciz "VS" 
plmsg: . asciz "PL" 
mimsg: . asciz 0 MI" 
gemsg: . asciz "GE" 
l tmsg: . asciz "LT" 
gtmsg : . asc iz "GT" 
lemsg: . asciz "LE" 
bramsg: . asciz "BRA" 
brnmsg: . asciz "BRN" 
bsrmsg: . asciz "BSR" 
moveqmsg: . asciz "MOVEQ. L 1$" 
divumsg: . asciz "DIW" 
divsmsg: .asciz ''DIVS'' 
sbcdmsg: . asciz "SBCO. B" 
negparA: . asciz " - (A" 
subxmsg: . asciz "SUBX" 
spcparA: . asciz " (A" 
parplus: .asciz ")+, (" 
mulumsg: . asciz "MULU" 
mulsmsg: . asciz "MULS" 
abcdmsg: . asciz "ABCD. B" 
exgmsg: . asciz "EXG " 
addxmsg: . asciz "ADDX" 
asmsg: .asciz "AS" 
roxmsg: . asciz "ROX" 
romsg: . asciz "RO" 
• 
noregmsg: .asciz "No Registers" 




.ascii "D hexaddress" 
.byte OxOd 
.byte OxOa 
.ascii" Disassemble machine code to screen" 
.byte OxOd 
.byte OxOa 
.ascii "E hexaddress" 
.byte OxOd 
.byte OxOa 
.ascii" Examine and change memory locations" 
.byte OxOd 
.byte OxOa 
.ascii "G hexaddress" 
.byte OxOd 
.byte OxOa 
.ascii" Go execute machine code at the hex address specified" 
.byte OxOd 
.byte OxOa 
.ascii "H Half-duplex communication with modem p 
.byte OxOd 
.byte OxOa 
. asci_i "L (X] [hexoffset]" 
.byte OxOd 
.byte OxOa 
.ascii" Load - Download Intel hex format machine code with opti 
.byte OxOd 
.byte OxOa 
.ascii" Use the X option to load extended address (32 bi 
.byte OxOd 
.byte OxOa 
.ascii "M start,end,destination (hex addresses)" 
.byte OxOd 
.byte OxOa 
























UNIX communication - full-duplex communication with mod 
start,end (hex addresses)" 
Write - Upload machine code in Intel hex format to mode 
















Appendix B contains the schematics for the communication 
board. These schematics contains all the hardware components 
in the communication board. The name of the signals are 









l 12C8 ,800 I NA3 
• 112C81 







114 0,14G1 ,3Hl I BOACK 
• 
112081 ttA9 AOOBUff8 
(12081 t1All AOOBUff10 
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112E81 
...... 112E81 ttA16 
~ 112081 Ul I 12081 11A12 • 
E 112081 
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XA'lt (17f3,18f 11 
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